XS1-L16A-128-QF124 Datasheet





Table of Contents

1	xCORE Multicore Microcontrollers
2	XS1-L16A-128-QF124 Features
3	Pin Configuration
4	Signal Description
5	Product Overview
6	Board Integration
7	DC and Switching Characteristics
8	Package Information
9	Ordering Information
Appe	endices
Α	Configuration of the XS1
В	Processor Status Configuration
C	Tile Configuration
D	Node Configuration
E	XMOS USB Interface
F	Device Errata
G	Associated Design Documentation
Н	Related Documentation
	Revision History

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.



1 xCORE Multicore Microcontrollers

The XS1-L Series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously. Devices consist of one or more xCORE tiles, each containing between four and eight independent xCORE logical processors. Each logical core can execute computational code, advanced DSP code, control software (including logic decisions and executing a state machine) or software that handles I/O.

Because xCORE multicore microcontrollers are completely deterministic, you can write software to implement functions that traditionally require dedicated hardware. You can simulate your program like hardware, and perform static timing analysis using the xTIMEcomposer development tools.

The devices include scheduling hardware that performs functions similar to those of an RTOS; and hardware that connects the cores directly to I/O ports, ensuring not only fast processing but extremely low latency. The use of interrupts is eliminated, ensuring deterministic operation.




Figure 1: XS1-L Series: 4-16 core devices

XS1-L devices are available in a range of resource densities, package, performance and temperature grades depending on your needs. XS1-L devices range from 4-16 logical cores divided between one or two xCORE tiles, providing 400-1000 MIPS, up to 84 GPIO, and 64Kbytes or 128Kbytes of SRAM.



1.1 xSOFTip

xCORE devices are backed with tested and proven IP blocks from the xSOFTip library, which allow you to quickly add interface and processor functionality such as Ethernet, PWM, graphics driver, and audio EQ to your xCORE device.

xSOFTip blocks are written in high level languages and use xCORE resources to implement given function. This means xSOFTip is software and brings the associated benefits of easy maintenance and fast compilation time, while being accessible to anyone with embedded C skills.

The graphical xSOFTip Explorer tool lets you browse available xSOFTip blocks from our library, understand the resource usage, configure the blocks to your specification, and estimates the right device for your design. It is included in xTIME-composer Studio or available as a standalone tool from xmos.com/downloads.

1.2 xTIMEcomposer Studio

Designing with XS1-Ldevices is simple thanks to the xTIMEcomposer Studio development environment, which includes a highly efficient compiler, debugger and device programming tools. Because xCORE devices operate deterministically, they can be simulated like hardware within the development tools: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

xTIMEcomposer can also be used to load the executable file onto the device and debug it over JTAG, programmed it into flash memory on the board, or write it to OTP memory on the device. The tools can also encrypt the flash image and write the decryption key securely to OTP memory.

xTIMEcomposer can be driven from either a graphical development environment that will be familiar to any C programmer, or the command line. They are supported on Windows, Linux and MacOS X and available at no cost from xmos.com/downloads.

Information on using the tools is provided in a separate user guide, X1013.



2 XS1-L16A-128-QF124 Features

▶ 16-Core Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Up to 1000 MIPS shared between up to 16 real-time logical cores across two tiles
- Each logical core has:
 - Guaranteed throughput of between 1/4 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32-64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

► Programmable I/O

- 84 general-purpose I/O pins, configurable as input or output
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends for communication with other cores, on or off-chip

▶ Memorv

- 128KB internal single-cycle SRAM (max 64KB per tile) for code and data storage
- 16KB internal OTP (max 8KB per tile) for application boot code

▶ JTAG Module for On-Chip Debug

► Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40°C to 85°C

▶ Speed Grade

- 10: 1000 MIPS
- 8: 800 MIPS

▶ Power Consumption

- Active Mode
 - 400 mA at 500 MHz (typical)
 - 320 mA at 400 MHz (typical)
- Standby Mode
 - $-28\,\mathrm{mA}$
- Sleep Mode
 - Programmable PCU module puts device into sleep mode
 - Wakeup on external signal or timeout

▶ 124-pin dual-row QFN package 0.5 mm pitch



3 Pin Configuration

A1 GND		A68 VDD	A67 X0D25	A66 X0D21	A65 X0D20	A64 X0D19	A63 X0D18	A62 X0D23	A61 X0D17	A60 X0D16	A59 X0D15	A58 X0D14	A57 X0D13	A56 X0D22	A55 X0D12	A54 X0D24	A53 VDD		A52 GND
			B56 VDD	B55 X0D43	B54 X0D42	B53 X0D41	B52 X0D40	B51 X0D39	B50 X0D38	B49 X0D37	B48 X0D36	B47 X0D33	B46 X0D32	B45 X0D31	B44 X0D30	B43 VDD			
A2 VDDIO			¥88	X0D40	70042	X0D41	XUD4U	AUDUS	AUD30	X0D07	XUDOU	AUDUS	AUDUZ	AUDUI	AUDOU	VUU			A51 VDDIO
A3 X0D35		B1 VDDIO															B4 VD0	2	A50 X1D11
A4 X0D34		B2 PCU WAKE															B4 X00	1 129	A49 X1D10
A5 X0D02		B3 PCU GATE															B4 X00	0	A48 X1D09
A6 X0D03		B4 PCU VDDIO															B3 X0D	9	A47 X1D08
A7 X0D04		B5 PCU_ VDD															B3 X0D	8	A46 X1D07
A8 X0D05		B6 PCU_ CLK															B3 DEBI N	JG	A45 X1D06
A9 X0D06		B7 CLK							G۱	ND							B3 MOD	6 E[3]	A44 X1D05
A10 X0D07		B8 RST_N															B3 MOD	5 E[2]	A43 X1D04
A11 X0D08		B9 TDO															B3 MOD	4 E[1]	A42 X1D03
A12 X0D09		B10 TCK															B3 MOD	3 E[0]	A41 X1D02
A13 X0D10		B11 TMS															B3 OTI VC	2 P	A40 X1D01
A14 X0D11		B12 TDI															B3 X1D	11	A39 X1D00
A15 X0D00		B13 TRST_ N															B3 X1D	0	A38 PLL AVDD
A16 X0D01		B14 VDDIO															B2 VDE	9010	A37 PLL AGND
A17 VDDIO			B15 VDD	B16	B17	B18	B19	B20	B21	B22	B23	B24	B25	B26	B27	B28 VDD]		A36 VDDIO
	•		VDD	X1D26	X1D27	X1D28	X1D29	X1D30	X1D31	X1D32	X1D33	X1D34	X1D35	X1D36	X1D37	VDD			
A18 GND		A19 VDD	A20 X1D24	A21 X1D12	A22 X1D22	A23 X1D13	A24 X1D14	A25 X1D15	A26 X1D16	A27 X1D17	A28 X1D23	A29 X1D18	A30 X1D19	A31 X1D20	A32 X1D21	A33 X1D25	A34 VDD		A35 MODE[4]



4 Signal Description

Module	Signal	Function	Туре	Active	Properties
	PU=Pu	ll Up, PD=Pull Down, ST=Schmitt Trigger Input	t, OT=Outp	ut Tristate	, S=Switchable
		R_S =Required for SPI boot (§5.6), R_U =Re	quired for	USB-enable	ed devices (§E)
	GND	Digital ground	GND	_	
	OTP_VCC	OTP power supply	PWR	_	
	PLL_AGND	Analog ground for PLL	GND	_	
Power	PLL_AVDD	Analog PLL power	PWR	_	
	RST_N	Global reset input	Input	Low	PU, ST
	VDD	Digital tile power	PWR	_	
	VDDIO	Digital I/O power	PWR	_	
Clocks	CLK	PLL reference clock	Input	_	PD, ST
CIOCKS	MODE[4:0]	Boot mode select	Input	_	PU, ST
	DEBUG_N	Multi-chip debug	I/O	Low	PU
	TCK	Test clock	Input	_	PU, ST
JTAG	TDI	Test data input	Input	_	PU, ST
JIAG	TDO	Test data output	Output	_	PD, OT
	TMS	Test mode select	Input	_	PU, ST
	TRST_N	Test reset input	Input	Low	PU, ST
	X0D00	P1A ⁰	I/O	_	PD _S , R _S
	X0D01	XLA _{5b} P1B ⁰	I/O	_	PD _S , R _S
	X0D02	XLA ³⁰ _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/O	_	PD _S , R _U
	X0D03	XLA ²⁰ _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹	I/O	_	PD _S , R _U
	X0D04	XLA ¹⁰ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²²	I/O	_	PDs, Ru
	X0D05	XLA ^{0o} _{2h/5h} P4B ¹ P8A ³ P16A ³ P32A ²³	I/O	_	PDs, Ru
	X0D06	XLA ⁰ⁱ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/O	_	PD _S , R _U
	X0D07	XLA ¹ⁱ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/O	_	PD _S , R _U
	X0D08	XLA ²ⁱ _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/O	_	PD _S , R _U
	X0D09	XLA ³ⁱ _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/O	_	PD _S , R _U
	X0D10	XLA ⁴ⁱ _{5b} P1C ⁰	I/O	_	PD _S , R _S
I/O	X0D11	P1D ⁰	I/O	_	PD _S , R _S
	X0D12	P1E ⁰	I/O	_	PD _S , R _U
	X0D13	XLB ⁴⁰ _{5b} P1F ⁰	I/O	_	PD _S , R _U
	X0D14	XLB ³⁰ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	_	PD _S , R _U
	X0D15	XLB _{5b} ²⁰ P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	1/0	_	PD _S , R _U
	X0D16	XLB ¹⁰ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰	I/O	_	PD _S , R _U
	X0D17	XLB ⁰⁰ _{2b/5b} P4D ¹ P8B ³ P16A ¹¹	I/O	_	PDs, Ru
	X0D18	XLB ^{Oi} _{2b/5b} P4D ² P8B ⁴ P16A ¹²	I/O	_	PD _S , R _U
	X0D19	XLB ¹ⁱ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³	I/O	_	PD _S , R _U
	X0D20	XLB ²ⁱ _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	_	PD _S , R _U
	X0D21	XLB _{5b} ³ⁱ P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	_	PD _S , R _U
	X0D22	XLB ⁴ⁱ _{5b} P1G ⁰	I/O	_	PDs, Ru

(continued)



Module	Name	Function	Type	Active	Properties
	X0D23	P1H ⁰	I/O	_	PD _S , R _U
	X0D24	P1I ⁰	I/O	T —	PDs
	X0D25	P1J ⁰	I/O	T —	PDs
	X0D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	T —	PDs, Ru
	X0D27	P4E ¹ P8C ¹ P16B ¹	I/O	_	PD _S , R _U
	X0D28	P4F ⁰ P8C ² P16B ²	I/O	_	PD _S , R _U
	X0D29	P4F ¹ P8C ³ P16B ³	I/O	T -	PD _S , R _U
	X0D30	P4F ² P8C ⁴ P16B ⁴	I/O	_	PD _S , R _U
	X0D31	P4F ³ P8C ⁵ P16B ⁵	I/O	T —	PD _S , R _U
	X0D32	P4E ² P8C ⁶ P16B ⁶	I/O	T —	PDs, Ru
	X0D33	P4E ³ P8C ⁷ P16B ⁷	I/O	_	PD _S , R _U
	X0D34	P1K ⁰	I/O	T -	PDs
	X0D35	P1L ⁰	I/O	T -	PDs
	X0D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	T —	PDs
	X0D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	—	PD _S , R _U
	X0D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	_	PDs, Ru
	X0D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	T -	PD _S , R _U
	X0D40	P8D ⁴ P16B ¹²	I/O	T -	PD _S , R _U
	X0D41	P8D ⁵ P16B ¹³	I/O	T -	PD _S , R _U
	X0D42	P8D ⁶ P16B ¹⁴	I/O	—	PD _S , R _U
	X0D43	P8D ⁷ P16B ¹⁵	I/O	T —	PU _S , R _U
I/O	X1D00	P1A ⁰	I/O	T —	PDs, Rs
	X1D01	XLA ⁴⁰ _{5b} P1B ⁰	I/O	_	PD _S , R _S
	X1D02	XLA _{5b} ³⁰ P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/O	T -	PD _S , R _U
	X1D03	XLA ²⁰ _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹	I/O	T —	PD _S , R _U
	X1D04	XLA ¹⁰ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²²	I/O	T —	PD _S , R _U
	X1D05	XLA _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³	I/O	T —	PDs, Ru
	X1D06	XLA ⁰ⁱ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/O	_	PD _S , R _U
	X1D07	XLA ¹ⁱ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/O	_	PD _S , R _U
	X1D08	XLA ²ⁱ _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/O	_	PD _S , R _U
	X1D09	XLA ³ⁱ _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/O	_	PD _S , R _U
	X1D10	XLA ⁴ⁱ _{5b} P1C ⁰	I/O	_	PD _S , R _S
	X1D11	P1 D ⁰	I/O	T —	PD _S , R _S
	X1D12	P1E ⁰	I/O	_	PDs, Ru
	X1D13	XLB ⁴⁰ _{5b} P1F ⁰	I/O	T -	PD _S , R _U
	X1D14	XLB _{5b} ³⁰ P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	T -	PD _S , R _U
	X1D15	XLB ^{2o} _{5b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	I/O	—	PD _S , R _U
	X1D16	XLB _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰	I/O	T -	PD _S , R _U
	X1D17	XLB _{2b/5b} P4D ¹ P8B ³ P16A ¹¹	I/O	-	PDs, Ru
	X1D18	XLB ⁰ⁱ _{2b/5b} P4D ² P8B ⁴ P16A ¹²	I/O	T -	PD _S , R _U
	X1D19	XLB ¹ⁱ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³	I/O	T —	PD _S , R _U
	X1D20	XLB ²ⁱ _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	T —	PD _S , R _U
	X1D21	XLB ³ⁱ _{5b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	_	PD _S , R _U

(continued)



Module	Name	Function	Type	Active	Properties
	X1D22	XLB ⁴ⁱ _{5b} P1G ⁰	I/O	_	PD _S , R _U
	X1D23	P1H ⁰	I/O	<u> </u>	PD _S , R _U
	X1D24	P11 ⁰	I/O	_	PDs
	X1D25	P1J ⁰	I/O	_	PDs
	X1D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	_	PDs, Ru
	X1D27	P4E ¹ P8C ¹ P16B ¹	I/O	-	PD _S , R _U
	X1D28	P4F ⁰ P8C ² P16B ²	I/O	-	PD _S , R _U
	X1D29	P4F ¹ P8C ³ P16B ³	I/O	_	PD _S , R _U
I/O	X1D30	P4F ² P8C ⁴ P16B ⁴	I/O	_	PD _S , R _U
1/0	X1D31	P4F ³ P8C ⁵ P16B ⁵	I/O	_	PDs, Ru
	X1D32	P4E ² P8C ⁶ P16B ⁶	I/O	_	PDs, Ru
	X1D33	P4E ³ P8C ⁷ P16B ⁷	I/O	-	PD _S , R _U
	X1D34	P1K ⁰	I/O	-	PDs
	X1D35	P1L ⁰	I/O	T -	PDs
	X1D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	_	PDs
	X1D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	_	PDs, Ru
	X1D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	_	PD _S , R _U
	X1D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	_	PD _S , R _U
	PCU_CLK	Clock input		_	
	PCU_GATE	Power control gate control		_	
	PCU_VDD	PCU tile power		_	
	PCU_VDDIO	PCU I/O supply		_	
	PCU_WAKE	Wakeup reset		_	



5 Product Overview

The XMOS XS1-L16A-128-QF124 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of two xCORE Tiles, each comprising a flexible multicore microcontroller with tightly integrated I/O and on-chip memory. The processors run mutiple tasks simultaneously using logical cores, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Logical cores use channels to exchange data within a tile or across tiles. The tiles are connected via an integrated switch network, which uses a proprietary physical layer protocol, and which can also be used to add additional resources to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.




Figure 2: Block Diagram

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and XMOS-originated extensions to C, called XC, that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.



5.1 Logical cores, Synchronizers and Locks

Each tile has up to 8 active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued round-robin. If up to 4 logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least 1/n cycles (for n cores). Figure 3 shows the guaranteed core performance depending on the number of cores used.

Figure 3: Logical core performance

Speed Grade, MIPS, and frequency		Minim	um MIP	'S per c	ore (fo	r <i>n</i> co	res)	
	1	2	3	4	5	6	7	8
8: 800 MIPS, 400 MHz	100	100	100	100	80	67	57	50
10: 1000 MIPS, 500 MHz	125	125	125	125	100	83	71	63

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum.

Synchronizers are provided for fast synchronization in a group of logical cores. In a single instruction a logical core can block until all other logical cores in a group have reached the synchroniser. Locks are provided for fast mutual exclusion. A logical core can acquire or release a lock in a single instruction.

5.2 Channel Ends, Links and Switch

Logical cores communicate using point-to-point connections formed between two channel ends. Between tiles, channel communications are implemented over xConnect Links and routed through switches. The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, X2999.

5.3 Ports and Clock Blocks

Ports provide an interface between the logical cores and I/O pins. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The operation of each port is synchronized to a clock block. A clock block can be connected to an external clock input, or it can be run from the divided reference



clock. A clock block can also output its signal to a pin. On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

The ports and links are multiplexed, allowing the pins to be configured for use by ports of different widths or links. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Timers

Timers are 32-bit counters that are relative to the xCORE Tile reference clock. A timer is defined to tick every 10 ns. This value is derived from the reference clock, which is configured to tick at 100 MHz by default.

5.5 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 4:

Figure 4: PLL multiplier values and MODE pins

Oscillator	MC	DDE	Tile	PLL Ratio	PLL	setting	gs
Frequency	1	0	Frequency		OD	F	R
5-13 MHz	0	0	130-399.75 MHz	30.75	1	122	0
13-20 MHz	1	1	260-400.00 MHz	20	2	119	0
20-48 MHz	1	0	167-400.00 MHz	8.33	2	49	0
48-100 MHz	0	1	196-400.00 MHz	4	2	23	0

Figure 4 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

OD, F and R must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3 GHz$. The OD, F, and R values can be modified by writing to the digital node PLL configuration register.

The MODE pins must be held at a static value until the third rising edge of the system clock following the deassertion of the system reset.

Further details on configuring the clock can be found in the XS1-L Clock Frequency Control document, X1433.

5.6 Boot ROM

The device is kept in reset by driving RST_N low. When in reset, all GPIO pins are high impedance. When the device is taken out of reset by releasing RST_N the



processor starts its internal reset process. After 15-150 μ s (depending on the input clock), all GPIO pins have their internal pull-resistor enabled, and the processor boots at a clock speed that depends on MODE0 and MODE1.

The xCORE Tile boot procedure is illustrated in Figure 5. In normal usage, MODE[4:2] controls the boot source according to the table in Figure 6. If bit 5 of the security register (see §5.7.1) is set, the device boots from OTP.




Figure 5: Boot procedure

MODE[4]	MODE[3]	MODE[2]	Boot So	urce										
Х	0	0	None: D	evice wait	s to be booted via JTAG									
X	0	1	Reserved	d										
0	1	0	X0 boots	from link	k B, X1 from channel end 0 via X0									
			X0 boots from SPI, X1 from channel end 0 via X0 Pin ^A Signal Description											
			Pin ^A	Signal	Description									
0	,	, [X0D00	MISO	Master In Slave Out									
	'	'	X0D01	SS	Slave Select									
			X0D10	SCLK	Clock									
			X0D11	MOSI	Master Out Slave In									
1	1	0		•	ndently enable link B and internal and boot from channel end 0									
1	1	1	Both tiles boot from SPI independently											

Figure 6: Boot source pins

If set to boot from SPI, the processor enables the four pins (X0D00, X0D01, X0D10, and X0D11) that connect to SPI, and drive the SPI clock at 2.5 MHz (assuming a 400 MHz core clock).

If set to boot from a Link, the processor enables Link B around 200 ns after the boot process starts. Enabling the Link switches off the pull-down X8338, on resistors X0D16..X0D19, drives X0D16 and X0D17 low (the initial state for the Link), and



A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

monitors pins X0D19 and X0D20 for boot-traffic. X0D19 and X0D20 must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs of 10K may be required on those pins.

5.7 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows x 32-bit configuration which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

5.7.1 Security Register

The security register enables the following security features:

- ▶ Secure Boot: The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §5.6). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- ▶ Disable JTAG: The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
- ▶ Disable Link access: Other tiles are forbidden access to the processor state via the system switch.
 - Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.
- ▶ **Disable Global Debug access**: Disables access to the DEBUG_N pin.
- ▶ OTP Master and Sector Lock: Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.

These security features provide a strong level of protection and are sufficient for providing strong IP security.

5.8 SRAM

Each xCORE Tile integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.



5.9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.




Figure 7: JTAG chain structure

The JTAG chain structure is illustrated in Figure 7. Directly after reset, two TAP controllers are present in the JTAG chain for each xCORE Tile: the boundary scan TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin. This pin should have an external pull up of $4K7-47K\,\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 8.

Figure 8: IDCODE return value

В	Bit3	31											D	evice	e Ide	ntifi	catio	n Re	egist	er											В	it0
		Ver	sion								Pa	rt N	umb	er							Manufacturer Identity										1	
C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	1	1	0	0	1	1
Г		(0 0					0 0 2 6 3								3			3													



The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 9. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0 (all zero on unprogrammed devices).

Figure 9: USERCODE return value

1	Bit3	1												- 1	User	code	Reg	giste	r											В	it0
				0	TP U	lser	ID					Unı	ısed								Silio	on I	Revi	sion							
	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0	0	0													
		0)			(0			(0			:	2				8		()			()			()	

5.10 PCU

The PCU can be used to isolate the core voltage of the device and reapply it under a controlled condition known as *sleep mode*. In sleep mode, all data in the SRAM is lost. The device recovers into functional mode under the control of an external PCU_WAKE signal or an internal timer.

If the PCU is not required, PCU_WAKE should be left unconnected, PCU_GATE should be left unconnected and PCU_CLK must be tied to CLK.

6 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile
- ▶ VDDIO pins for the I/O lines
- ▶ PLL_AVDD pins for the PLL
- PCU_VDD and PCU_VDDIO pins for the PCU
- ▶ OTP_VCC pins for the OTP

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The VDDIO supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a $2.2\,\Omega$ resistor and $100\,\text{nF}$ multi-layer ceramic capacitor) is recommended on this pin.

The PCU_VDD supply must be connected to the VDD supply.

The PCU_VDDIO supply must be connected to the VDDIO supply.

The OTP_VCC supply should be connected to the VDDIO supply.



The following ground pins are provided:

- PLL AGND for PLL AVDD
- ► GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §5.6). RST_N and must be asserted low during and after power up for 100 ns.

6.1 Land patterns and solder stencils

The land pattern recommendations in this document are based on a RoHS compliant process and derived, where possible, from the nominal *Generic Requirements for Surface Mount Design and Land Pattern Standards* IPC-7351B specifications. This standard aims to achieve desired targets of heel, toe and side fillets for solderjoints.

Solder paste and ground via recommendations are based on our engineering and development kit board production. They have been found to work and optimised as appropriate to achieve a high yield. The size, type and number of vias used in the center pad affects how much solder wicks down the vias during reflow. This in turn, along with solder paster coverage, affects the final assembled package height. These factors should be taken into account during design and manufacturing of the PCB.


The following land patterns and solder paste contains recommendations. Final land pattern and solder paste decisions are the responsibility of the customer. These should be tuned during manufacture to suit the manufacturing process.

The package is a 124 pin dual row Quad Flat No lead package with exposed heat slug on a 0.5mm pitch.

An example land pattern is shown in Figure 10.

Pad widths and spacings are such that solder mask can still be applied between the pads using standard design rules. This is highly recommended to reduce solder shorts between pads. See the recommended PCB solder mask diagram in Figure 11.





6.2 Solder Stencil

The solder joints in the QFN package are formed exclusively from the solder paste deposited from the solder stencil. At the small aperture sizes required, the design of the stencil becomes important to ensure a reliable final solder joint volume and reliable solder joints.

The solder stencil recommendations here are based on those suggested in the IPC specification IPC-7525A "Stencil Design Guidelines".

As the aperture size in the stencil becomes very small, the amount of solder which remains on the PCB pad after printing is reduced. This occurs due to friction between the walls of the stencil and the solder paste dragging the paste from the pad when the stencil is removed. This effect is minimized as the thickness of the stencil is reduced.

For the 124 pin QFN package, our recommendations are to use a 4mil thick laser cut stencil. The solder stencil apertures for the pads should be 0.3mm square with 0.06mm radiused corners. This is the same size as the pads themselves apart from radiused corners to aid in paste transfer. This can be seen in the Figure 12.




Figure 12: Solder stencil for outer pads

These dimensions should be the final aperture sizes used on the stencil, this should be agreed with the stencil makers or assembly house. It is common for assembly houses to subject the paste mask data to a global undersize before cutting the stencil. If this undersize is applied to these small apertures the paste transfer is likely to be poor and open solder joints may result.

For the center pad of this package, four squares of solder paste is recommended, 1mm on a side as shown in Figure 13. This gives a paste to pad area ratio of 51%.

6.3 Ground and Thermal Vias

Vias under the heat slug into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. A 3 x 3 grid of vias, with a 0.6mm diameter annular ring and a 0.3mm drill, equally spaced across the heat slug, would be suitable.






Figure 13: Solder stencil for centre pad

6.4 Moisture Sensitivity

XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorb moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination.

All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from *Joint IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices* J-STD-020 Revision D.

7 DC and Switching Characteristics

7.1 Operating Conditions

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.95	1.00	1.05	V	
VDDIO	I/O supply voltage	3.00	3.30	3.60	V	
PLL_AVDD	PLL analog supply	0.95	1.00	1.05	V	
PCU_VDD	PCU tile DC supply voltage	0.95	1.00	1.05	V	
PCU_VDDIO	PCU I/O DC supply voltage	3.00	3.30	3.60	V	
OTP_VCC	OTP supply voltage	3.00	3.30	3.60	V	
Cl	xCORE Tile I/O load capacitance			25	pF	
Та	Ambient operating temperature (Commercial)	0		70	°C	
	Ambient operating temperature (Industrial)	-40		85	°C	
Tj	Junction temperature			125	°C	
Tstg	Storage temperature	-65		150	°C	

Figure 14: Operating conditions

7.2 DC Characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2.00		3.60	V	Α
V(IL)	Input low voltage	-0.30		0.70	V	Α
V(OH)	Output high voltage	2.70			V	B, C
V(OL)	Output low voltage			0.60	V	B, C
R(PU)	Pull-up resistance		35K		Ω	D
R(PD)	Pull-down resistance		35K		Ω	D

Figure 15: DC characteristics

- A All pins except power supply pins.
- B Ports 1A, 1D, 1E, 1H, 1I, 1J, 1K and 1L are nominal 8 mA drivers, the remainder of the general-purpose I/Os are 4 mA.
- C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.
- D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry.

7.3 ESD Stress Voltage

Figure 16: ESD stress voltage

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
HBM	Human body model	-2.00		2.00	KV	
MM	Machine model	-200		200	V	



7.4 Reset Timing

Figure 17: Reset timing

Symbol	Parameters	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			us	
T(INIT)	Initialization time			150	μs	Α

A Shows the time taken to start booting after RST_N has gone high.

7.5 Power Consumption

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ) Quiescent VDD current			28		mA	A, B, C
PD	Tile power dissipation		450		μW/MIPS	A, D, E, F
IDD	Active VDD current (Speed Grade 8)		320	600	mA	A, G
	Active VDD current (Speed Grade 10)		400	750	mA	A, H
I(ADDPLL)	PLL_AVDD current			14	mA	1

Figure 18: xCORE Tile currents

- A Use for budgetary purposes only.
- B Assumes typical tile and I/O voltages with no switching activity.
- C Includes PLL current.
- D Assumes typical tile and I/O voltages with nominal switching activity.
- E Assumes 1 MHz = 1 MIPS.
- F PD(TYP) value is the usage power consumption under typical operating conditions.
- G Measurement conditions: VDD = $1.0\,\text{V}$, VDDIO = $3.3\,\text{V}$, $25\,^{\circ}\text{C}$, $400\,\text{MHz}$, average device resource usage.
- H Measurement conditions: VDD = $1.0\,\text{V}$, VDDIO = $3.3\,\text{V}$, $25\,^{\circ}\text{C}$, $500\,\text{MHz}$, average device resource usage.
- I PLL_AVDD = 1.0 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-L Power Consumption document, X2999.



7.6 Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	4.22	20	100	MHz	
SR	Slew rate	0.10			V/ns	
TJ(LT)	Long term jitter (pk-pk)			2	%	Α
f(MAX)	Processor clock frequency (Speed Grade 8)			400	MHz	В
	Processor clock frequency (Speed Grade 10)			500	MHz	В

Figure 19: Clock

Further details can be found in the XS1-L Clock Frequency Control document, X1433.

7.7 xCORE Tile I/O AC Characteristics

Figure 20: I/O AC characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(XOVALID)	Input data valid window	8			ns	
T(XOINVALID)	Output data invalid window	9			ns	
T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, X5821.

7.8 xConnect Link Performance

Figure 21: Link performance

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	A, B
B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	A, B
B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	В
B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	В

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.



A Percentage of CLK period.

B Assumes typical tile and I/O voltages with nominal activity.

B 7.5 ns symbol time.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

7.9 JTAG Timing

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f(TCK_D)	f(TCK_D) TCK frequency (debug)			18	MHz	
f(TCK_B)	TCK frequency (boundary scan)			10	MHz	
T(SETUP)	TDO to TCK setup time	5			ns	Α
T(HOLD)	TDO to TCK hold time	5			ns	Α
T(DELAY)	TCK to output delay			15	ns	В


Figure 22: JTAG timing


All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.


A Timing applies to TMS and TDI inputs.

B Timing applies to TDO output from negative edge of TCK.

8 Package Information







SYMBOL	MIN.	NOM.	MAX.			
Α	1.01	1.01 1.06				
A1	0.00	0.00 -				
D	9.90	10.00	10.10			
E	9.90	10.00	10.10			
aaa			0.10			
bbb		0.10				
ccc	0.1					
ddd			0.08			
eee			0.08			
fff			0.10			
b	0.25	0.30	0.35			
L	0.25	0.35				
е	0.50 BSC.					
e1	0.75 BSC.					
С	0.36 REF.					

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 4. A1 CORNER MUST BE IDENTIFIED BY INK OR LASER MARK.



8.1 Part Marking




Figure 23: Part marking scheme

9 Ordering Information

Figure 24: Orderable part numbers

Product Code	Marking	Qualification	Speed Grade
XS1-L16A-128-QF124-C8	16L7C8	Commercial	800 MIPS
XS1-L16A-128-QF124-C10	16L7C10	Commercial	1000 MIPS
XS1-L16A-128-QF124-I8	16L7I8	Industrial	800 MIPS
XS1-L16A-128-QF124-I10	16L7I10	Industrial	1000 MIPS

Appendices

A Configuration of the XS1

The device is configured through three banks of registers, as shown in Figure 25.




Figure 25: Registers

The following communication sequences specify how to access those registers. Any messages transmitted contain the most significant 24 bits of the channel-end to which a response is to be sent. This comprises the node-identifier and the channel number within the node. if no response is required on a write operation, supply 24-bits with the last 8-bits set, which suppresses the reply message. Any multi-byte data is sent most significant byte first.

A.1 Accessing a processor status register

The processor status registers are accessed directly from the processor instruction set. The instructions GETPS and SETPS read and write a word. The register number should be translated into a processor-status resource identifier by shifting the register number left 8 places, and ORing it with 0x0C. Alternatively, the functions getps(reg) and setps(reg,value) can be used from XC.

A.2 Accessing an xCORE Tile configuration register

xCORE Tile configuration registers can be accessed through the interconnect using the functions write_tile_config_reg(tileref, ...) and read_tile_config_reg(tile



 \hookrightarrow ref, ...), where tileref is the name of the xCORE Tile, e.g. tile[1]. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the xCORE tile configuration registers. The destination of the channel-end should be set to Oxnonnc20C where nnnnn is the tile-identifier.

A write message comprises the following:

control-token	24-bit response	16-bit	32-bit	control-token
192	channel-end identifier	register number	data	1

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

control-token	24-bit response	16-bit	control-token
193	channel-end identifier	register number	1

The response to the read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

A.3 Accessing node configuration

Node configuration registers can be accessed through the interconnect using the functions write_node_config_reg(device, ...) and read_node_config_reg(device, ...), where device is the name of the node. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the node configuration registers. The destination of the channel-end should be set to <code>Oxnnnnc300C</code> where <code>nnnn</code> is the node-identifier.

A write message comprises the following:

control-token	24-bit response	16-bit	32-bit	control-token
192	channel-end identifier	register number	data	1

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

control-token	24-bit response	16-bit	control-token
193	channel-end identifier	register number	1

The response to a read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).



B Processor Status Configuration

The processor status control registers can be accessed directly by the processor using processor status reads and writes (use getps(reg) and setps(reg,value) for reads and writes).

Number	Perm	Description
0x00	RW	RAM base address
0x01	RW	Vector base address
0x02	RW	xCORE Tile control
0x03	RO	xCORE Tile boot status
0x05	RO	Security configuration
0x06	RW	Ring Oscillator Control
0x07	RO	Ring Oscillator Value
0x08	RO	Ring Oscillator Value
0x09	RO	Ring Oscillator Value
0x0A	RO	Ring Oscillator Value
0x10	DRW	Debug SSR
0x11	DRW	Debug SPC
0x12	DRW	Debug SSP
0x13	DRW	DGETREG operand 1
0x14	DRW	DGETREG operand 2
0x15	DRW	Debug interrupt type
0x16	DRW	Debug interrupt data
0x18	DRW	Debug core control
0x20 0x27	DRW	Debug scratch
0x30 0x33	DRW	Instruction breakpoint address
0x40 0x43	DRW	Instruction breakpoint control
0x50 0x53	DRW	Data watchpoint address 1
0x60 0x63	DRW	Data watchpoint address 2
0x70 0x73	DRW	Data breakpoint control register
0x80 0x83	DRW	Resources breakpoint mask
0x90 0x93	DRW	Resources breakpoint value
0x9C 0x9F	DRW	Resources breakpoint control register

Figure 26: Summary



B.1 RAM base address: 0x00

This register contains the base address of the RAM. It is initialized to 0x00010000.

0x00: RAM base address

Bits	Perm	Init	Description
31:2	RW		Most significant 16 bits of all addresses.
1:0	RO	-	Reserved

B.2 Vector base address: 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

0x01: Vector base address

Bits	Perm	Init	Description
31:16	RW		The most significant bits for all event and interrupt vectors.
15:0	RO	-	Reserved

B.3 xCORE Tile control: 0x02

Register to control features in the xCORE tile

	Bits	Perm	Init	Description
	31:6	RO	-	Reserved
	5	RW	0	Set to 1 to select the dynamic mode for the clock divider when the clock divider is enabled. In dynamic mode the clock divider is only activated when all active logical cores are paused. In static mode the clock divider is always enabled.
	4	RW	0	Set to 1 to enable the clock divider. This slows down the xCORE tile clock in order to use less power.
ĺ	3:0	RO	-	Reserved

0x02: xCORE Tile control

B.4 xCORE Tile boot status: 0x03

This read-only register describes the boot status of the xCORE tile.



Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	RO		xCORE tile number on the switch.
15:9	RO	-	Reserved
8	RO		Set to 1 if boot from OTP is enabled.
7:0	RO		The boot mode pins MODE0, MODE1,, specifying the boot frequency, boot source, etc.

0x03: xCORE Tile boot status

B.5 Security configuration: 0x05

Copy of the security register as read from OTP.

0x05: Security configuration

Bits	Perm	Init	Description
31:0	RO		Value.

B.6 Ring Oscillator Control: 0x06

There are four free-running oscillators that clock four counters. The oscillators can be started and stopped using this register. The counters should only be read when the ring oscillator is stopped. The counter values can be read using four subsequent registers. The ring oscillators are asynchronous to the xCORE tile clock and can be used as a source of random bits.

0x06: Ring Oscillator Control

Bits	Perm	Init	Description
31:2	RO	-	Reserved
1	RW	0	Set to 1 to enable the xCORE tile ring oscillators
0	RW	0	Set to 1 to enable the peripheral ring oscillators

B.7 Ring Oscillator Value: 0x07

This register contains the current count of the xCORE Tile Cell ring oscillator. This value is not reset on a system reset.

0x07: Ring Oscillator Value

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RO	-	Ring oscillator counter data.



B.8 Ring Oscillator Value: 0x08

This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset.

0x08: Ring Oscillator Value

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RO	-	Ring oscillator counter data.

B.9 Ring Oscillator Value: 0x09

This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset.

0x09: Ring Oscillator Value

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RO	-	Ring oscillator counter data.

B.10 Ring Oscillator Value: 0x0A

This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset.

0x0A: Ring Oscillator Value

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RO	-	Ring oscillator counter data.

B.11 Debug SSR: 0x10

This register contains the value of the SSR register when the debugger was called.

0x10: Debug SSR

Bits	Perm	Init	Description
31:0	RO	-	Reserved

B.12 Debug SPC: 0x11

This register contains the value of the SPC register when the debugger was called.



0x11: Debug SPC

Bits	Perm	Init	Description
31:0	DRW		Value.

B.13 Debug SSP: 0x12

This register contains the value of the SSP register when the debugger was called.

0x12: Debug SSP

Bits	Perm	Init	Description
31:0	DRW		Value.

B.14 DGETREG operand 1: 0x13

The resource ID of the logical core whose state is to be read.

0x13: DGETREG operand 1

Bits	Perm	Init	Description
31:8	RO	-	Reserved
7:0	DRW		Thread number to be read

B.15 DGETREG operand 2: 0x14

Register number to be read by DGETREG

0x14: DGETREG operand 2

Bits	Perm	Init	Description
31:5	RO	-	Reserved
4:0	DRW		Register number to be read

B.16 Debug interrupt type: 0x15

Register that specifies what activated the debug interrupt.



Bits	Perm	Init	Description
31:18	RO	-	Reserved
17:16	DRW		If the debug interrupt was caused by a hardware breakpoint or hardware watchpoint, this field contains the number of the breakpoint or watchpoint. If multiple breakpoints or watchpoints trigger at once, the lowest number is taken.
15:8	DRW		If the debug interrupt was caused by a logical core, this field contains the number of that core. Otherwise this field is 0.
7:3	RO	-	Reserved
2:0	DRW	0	Indicates the cause of the debug interrupt 1: Host initiated a debug interrupt through JTAG 2: Program executed a DCALL instruction 3: Instruction breakpoint 4: Data watch point 5: Resource watch point

0x15: Debug interrupt type

B.17 Debug interrupt data: 0x16

On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it countains the resource identifier.

0x16: Debug interrupt data

Bits	Perm	Init	Description
31:0	DRW		Value.

B.18 Debug core control: 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

0x18: Debug core control

Bits	Perm	Init	Description
31:8	RO	-	Reserved
7:0	DRW		1-hot vector defining which logical cores are stopped when not in debug mode. Every bit which is set prevents the respective logical core from running.



B.19 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the Debug Scratch registers in the xCORE tile configuration.

0x20 .. 0x27: Debug scratch

Bits	Perm	Init	Description
31:0	DRW		Value.

B.20 Instruction breakpoint address: 0x30 .. 0x33

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

0x30 .. 0x33: Instruction breakpoint address

Bits	Perm	Init	Description
31:0	DRW		Value.

B.21 Instruction breakpoint control: 0x40 .. 0x43

This register controls which logical cores may take an instruction breakpoint, and under which condition.

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	DRW	0	A bit for each logical core in the tile allowing the breakpoint to be enabled individually for each logical core.
15:2	RO	-	Reserved
1	DRW	0	Set to 1 to cause an instruction breakpoint if the PC is not equal to the breakpoint address. By default, the breakpoint is triggered when the PC is equal to the breakpoint address.
0	DRW	0	When 1 the instruction breakpoint is enabled.

0x40 .. 0x43: Instruction breakpoint control

B.22 Data watchpoint address 1: 0x50 ... 0x53

This set of registers contains the first address for the four data watchpoints.



0x50 .. 0x53: Data watchpoint address 1

Bits	Perm	Init	Description
31:0	DRW		Value.

B.23 Data watchpoint address 2: 0x60 .. 0x63

This set of registers contains the second address for the four data watchpoints.

0x60 .. 0x63: Data watchpoint address 2

Bits	Perm	Init	Description
31:0	DRW		Value.

B.24 Data breakpoint control register: 0x70 .. 0x73

This set of registers controls each of the four data watchpoints.

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	DRW	0	A bit for each logical core in the tile allowing the breakpoint to be enabled individually for each logical core.
15:3	RO	-	Reserved
2	DRW	0	Set to 1 to enable breakpoints to be triggered on loads. Breakpoints always trigger on stores.
1	DRW	0	By default, data watchpoints trigger if memory in the range [Address1Address2] is accessed (the range is inclusive of Address1 and Address2). If set to 1, data watchpoints trigger if memory outside the range (Address2Address1) is accessed (the range is exclusive of Address2 and Address1).
0	DRW	0	When 1 the instruction breakpoint is enabled.

0x70 .. 0x73: Data breakpoint control register

B.25 Resources breakpoint mask: 0x80 .. 0x83

This set of registers contains the mask for the four resource watchpoints.



0x80 .. 0x83: Resources breakpoint mask

Bits	Perm	Init	Description
31:0	DRW		Value.

B.26 Resources breakpoint value: 0x90 .. 0x93

This set of registers contains the value for the four resource watchpoints.

0x90 .. 0x93: Resources breakpoint value

Bits	Perm	Init	Description
31:0	DRW		Value.

B.27 Resources breakpoint control register: 0x9C .. 0x9F

This set of registers controls each of the four resource watchpoints.

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	DRW	0	A bit for each logical core in the tile allowing the breakpoint to be enabled individually for each logical core.
15:2	RO	-	Reserved
1	DRW	0	By default, resource watchpoints trigger when the resource id masked with the set Mask equals the Value. If set to 1, resource watchpoints trigger when the resource id masked with the set Mask is not equal to the Value.
0	DRW	0	When 1 the instruction breakpoint is enabled.

0x9C .. 0x9F: Resources breakpoint control register



C Tile Configuration

The xCORE Tile control registers can be accessed using configuration reads and writes (use write_tile_config_reg(tileref, ...) and read_tile_config_reg(tileref, ...) for reads and writes).

Number	Perm	Description
0x00	RO	Device identification
0x01	RO	xCORE Tile description 1
0x02	RO	xCORE Tile description 2
0x04	CRW	Control PSwitch permissions to debug registers
0x05	CRW	Cause debug interrupts
0x06	RW	xCORE Tile clock divider
0x07	RO	Security configuration
0x10 0x13	RO	PLink status
0x20 0x27	CRW	Debug scratch
0x40	RO	PC of logical core 0
0x41	RO	PC of logical core 1
0x42	RO	PC of logical core 2
0x43	RO	PC of logical core 3
0x44	RO	PC of logical core 4
0x45	RO	PC of logical core 5
0x46	RO	PC of logical core 6
0x47	RO	PC of logical core 7
0x60	RO	SR of logical core 0
0x61	RO	SR of logical core 1
0x62	RO	SR of logical core 2
0x63	RO	SR of logical core 3
0x64	RO	SR of logical core 4
0x65	RO	SR of logical core 5
0x66	RO	SR of logical core 6
0x67	RO	SR of logical core 7
0x80 0x9F	RO	Chanend status

Figure 27: Summary



C.1 Device identification: 0x00

Bits	Perm	Init	Description
31:24	RO		Processor ID of this xCORE tile.
23:16	RO		Number of the node in which this xCORE tile is located.
15:8	RO		xCORE tile revision.
7:0	RO		xCORE tile version.

0x00:Device identification

C.2 xCORE Tile description 1: 0x01

This register describes the number of logical cores, synchronisers, locks and channel ends available on this xCORE tile.

	Bits	Perm	Init	Description
3	31:24	RO		Number of channel ends.
2	23:16	RO		Number of locks.
	15:8	RO		Number of synchronisers.
	7:0	RO	-	Reserved

0x01: xCORE Tile description 1

C.3 xCORE Tile description 2: 0x02

This register describes the number of timers and clock blocks available on this $xCORE\ tile.$

0x02: xCORE Tile description 2

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:8	RO		Number of clock blocks.
7:0	RO		Number of timers.

C.4 Control PSwitch permissions to debug registers: 0x04

This register can be used to control whether the debug registers (marked with permission CRW) are accessible through the tile configuration registers. When this bit is set, write -access to those registers is disabled, preventing debugging of the xCORE tile over the interconnect.



0x04: Control PSwitch permissions to debug registers

Bits	Perm	Init	Description
31:1	RO	-	Reserved
0	CRW		Set to 1 to restrict PSwitch access to all CRW marked registers to become read-only rather than read-write.

C.5 Cause debug interrupts: 0x05

This register can be used to raise a debug interrupt in this xCORE tile.

0x05: Cause debug interrupts

Bits	Perm	Init	Description
31:2	RO	-	Reserved
1	RO	0	Set to 1 when the processor is in debug mode.
0	CRW	0	Set to 1 to request a debug interrupt on the processor.

C.6 xCORE Tile clock divider: 0x06

This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the tile control register

0x06: xCORE Tile clock divider

Bits	Perm	Init	Description
31:8	RO	-	Reserved
7:0	RW		Value of the clock divider minus one.

C.7 Security configuration: 0x07

Copy of the security register as read from OTP.

0x07: Security configuration

Bits	Perm	Init	Description
31:0	RO		Value.

C.8 PLink status: 0x10 .. 0x13

Status of each of the four processor links; connecting the xCORE tile to the switch.



Bits	Perm	Init	Description
31:26	RO	-	Reserved
25:24	RO		00 - ChannelEnd, 01 - ERROR, 10 - PSCTL, 11 - Idle.
23:16	RO		Based on SRC_TARGET_TYPE value, it represents channelEnd ID or Idle status.
15:6	RO	-	Reserved
5:4	RO		Two-bit network identifier
3	RO	-	Reserved
2	RO		1 when the current packet is considered junk and will be thrown away.
1	RO	0	Set to 1 if the switch is routing data into the link, and if a route exists from another link.
0	RO	0	Set to 1 if the link is routing data into the switch, and if a route is created to another link on the switch.

0x10 .. 0x13: PLink status

C.9 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over the switch. This is the same set of registers as the Debug Scratch registers in the processor status.

0x20 .. 0x27: Debug scratch

Bits	Perm	Init	Description
31:0	CRW		Value.

C.10 PC of logical core 0: 0x40

Value of the PC of logical core 0.

0x40: PC of logical core 0

Bits	Perm	Init	Description
31:0	RO		Value.



C.11 PC of logical core 1: 0x41

0x41: PC of logical core 1

Bits	Perm	Init	Description
31:0	RO		Value.

C.12 PC of logical core 2: 0x42

0x42: PC of logical core 2

Bits	Perm	Init	Description
31:0	RO		Value.

C.13 PC of logical core 3: 0x43

0x43: PC of logical core 3

Bits	Perm	Init	Description
31:0	RO		Value.

C.14 PC of logical core 4: 0x44

0x44: PC of logical core 4

Bits	Perm	Init	Description
31:0	RO		Value.

C.15 PC of logical core 5: 0x45

0x45: PC of logical core 5

Bits	Perm	Init	Description
31:0	RO		Value.



C.16 PC of logical core 6: 0x46

0x46: PC of logical core 6

Bits	Perm	Init	Description
31:0	RO		Value.

C.17 PC of logical core 7: 0x47

0x47: PC of logical core 7

Bits	Perm	Init	Description
31:0	RO		Value.

C.18 SR of logical core 0: 0x60

Value of the SR of logical core 0

0x60: SR of logical core 0

Bits	Perm	Init	Description
31:0	RO		Value.

C.19 SR of logical core 1: 0x61

0x61: SR of logical core 1

Bits	Perm	Init	Description
31:0	RO		Value.

C.20 SR of logical core 2: 0x62

0x62: SR of logical core 2

Bits	Perm	Init	Description
31:0	RO		Value.



C.21 SR of logical core 3: 0x63

0x63: SR of logical core 3

Bits	Perm	Init	Description
31:0	RO		Value.

C.22 SR of logical core 4: 0x64

0x64: SR of logical core 4

Bits	Perm	Init	Description
31:0	RO		Value.

C.23 SR of logical core 5: 0x65

0x65: SR of logical core 5

Bits	Perm	Init	Description
31:0	RO		Value.

C.24 SR of logical core 6: 0x66

0x66: SR of logical core 6

Bits	Perm	Init	Description
31:0	RO		Value.

C.25 SR of logical core 7: 0x67

0x67: SR of logical core 7

Bits	Perm	Init	Description
31:0	RO		Value.

C.26 Chanend status: 0x80 .. 0x9F

These registers record the status of each channel-end on the tile.



Bits	Perm	Init	Description
31:26	RO	-	Reserved
25:24	RO		00 - ChannelEnd, 01 - ERROR, 10 - PSCTL, 11 - Idle.
23:16	RO		Based on SRC_TARGET_TYPE value, it represents channelEnd ID or Idle status.
15:6	RO	-	Reserved
5:4	RO		Two-bit network identifier
3	RO	-	Reserved
2	RO		1 when the current packet is considered junk and will be thrown away.
1	RO	0	Set to 1 if the switch is routing data into the link, and if a route exists from another link.
0	RO	0	Set to 1 if the link is routing data into the switch, and if a route is created to another link on the switch.

0x80 .. 0x9F: Chanend status



D Node Configuration

The digital node control registers can be accessed using configuration reads and writes (use write_node_config_reg(device, ...) and read_node_config_reg(device, ...) for reads and writes).

Number	Perm	Description
0x00	RO	Device identification
0x01	RO	System switch description
0x04	RW	Switch configuration
0x05	RW	Switch node identifier
0x06	RW	PLL settings
0x07	RW	System switch clock divider
0x08	RW	Reference clock
0x0C	RW	Directions 0-7
0x0D	RW	Directions 8-15
0x10	RW	DEBUG_N configuration
0x1F	RO	Debug source
0x20 0x27	RW	Link status, direction, and network
0x40 0x43	RW	PLink status and network
0x80 0x87	RW	Link configuration and initialization
0xA0 0xA7	RW	Static link configuration

Figure 28: Summary

D.1 Device identification: 0x00

This register contains version and revision identifiers and the mode-pins as sampled at boot-time.

Bits	Perm	Init	Description
31:24	RO	0x00	Chip identifier.
23:16	RO		Sampled values of pins MODE0, MODE1, on reset.
15:8	RO		SSwitch revision.
7:0	RO		SSwitch version.

0x00:Device identification

D.2 System switch description: 0x01

This register specifies the number of processors and links that are connected to this switch.



0x01: System switch description

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	RO		Number of links on the switch.
15:8	RO		Number of cores that are connected to this switch.
7:0	RO		Number of links per processor.

D.3 Switch configuration: 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

Bits	Perm	Init	Description
31	RO	0	Set to 1 to disable any write access to the configuration registers in this switch.
30:9	RO	-	Reserved
8	RO	0	Set to 1 to disable updates to the PLL configuration register.
7:1	RO	-	Reserved
0	RO	0	Header mode. Set to 1 to enable 1-byte headers. This must be performed on all nodes in the system.

0x04: Switch configuration

D.4 Switch node identifier: 0x05

This register contains the node identifier.

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RW	0	The unique 16-bit ID of this node. This ID is matched most-significant-bit first with incoming messages for routing purposes.

0x05: Switch node identifier

D.5 PLL settings: 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see Oscillator. Note: a write to this register will cause the tile to be reset.



Bits	Perm	Init	Description
31:26	RO	-	Reserved
25:23	RW		OD: Output divider value The initial value depends on pins MODE0 and MODE1.
22:21	RO	-	Reserved
20:8	RW		F: Feedback multiplication ratio The initial value depends on pins MODE0 and MODE1.
7	RO	-	Reserved
6:0	RW		R: Oscilator input divider value The initial value depends on pins MODE0 and MODE1.

0x06: PLL settings

D.6 System switch clock divider: 0x07

Sets the ratio of the PLL clock and the switch clock.

0x07: System switch clock divider

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RW	0	Switch clock divider. The PLL clock will be divided by this value plus one to derive the switch clock.

D.7 Reference clock: 0x08

Sets the ratio of the PLL clock and the reference clock used by the node.

0x08: Reference clock

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RW	3	Architecture reference clock divider. The PLL clock will be divided by this value plus one to derive the 100 MHz reference clock.

D.8 Directions 0-7: 0x0C

This register contains eight directions, for packets with a mismatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.



Bits	Perm	Init	Description
31:28	RW	0	The direction for packets whose first mismatching bit is 7.
27:24	RW	0	The direction for packets whose first mismatching bit is 6.
23:20	RW	0	The direction for packets whose first mismatching bit is 5.
19:16	RW	0	The direction for packets whose first mismatching bit is 4.
15:12	RW	0	The direction for packets whose first mismatching bit is 3.
11:8	RW	0	The direction for packets whose first mismatching bit is 2.
7:4	RW	0	The direction for packets whose first mismatching bit is 1.
3:0	RW	0	The direction for packets whose first mismatching bit is 0.

0x0C: Directions 0-7

D.9 Directions 8-15: 0x0D

This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

Bits	Perm	Init	Description
31:28	RW	0	The direction for packets whose first mismatching bit is 15.
27:24	RW	0	The direction for packets whose first mismatching bit is 14.
23:20	RW	0	The direction for packets whose first mismatching bit is 13.
19:16	RW	0	The direction for packets whose first mismatching bit is 12.
15:12	RW	0	The direction for packets whose first mismatching bit is 11.
11:8	RW	0	The direction for packets whose first mismatching bit is 10.
7:4	RW	0	The direction for packets whose first mismatching bit is 9.
3:0	RW	0	The direction for packets whose first mismatching bit is 8.

0x0D: Directions 8-15

D.10 DEBUG_N configuration: 0x10

Configures the behavior of the DEBUG_N pin.

Bits	Perm	Init	Description
31:2	RO	-	Reserved
1	RW	0	Set to 1 to enable signals on DEBUG_N to generate DCALL on the core.
0	RW	0	When set to 1, the DEBUG_N wire will be pulled down when the node enters debug mode.

0x10: DEBUG_N configuration



D.11 Debug source: 0x1F

Contains the source of the most recent debug event.

Bits	Perm	Init	Description
31:5	RO	-	Reserved
4	RW		If set, the external DEBUG_N pin is the source of the most recent debug interrupt.
3:1	RO	-	Reserved
0	RW		If set, the xCORE Tile is the source of the most recent debug interrupt.

0x1F: Debug source

D.12 Link status, direction, and network: 0x20 .. 0x27

These registers contain status information for low level debugging (read-only), the network number that each link belongs to, and the direction that each link is part of

Bits	Perm	Init	Description
31:26	RO	-	Reserved
25:24	RO		If this link is currently routing data into the switch, this field specifies the type of link that the data is routed to: 0: external link 1: plink 2: internal control link
23:16	RO	0	If the link is routing data into the switch, this field specifies the destination link number to which all tokens are sent.
15:12	RO	-	Reserved
11:8	RW	0	The direction that this this link is associated with; set for routing.
7:6	RO	-	Reserved
5:4	RW	0	Determines the network to which this link belongs, set for quality of service.
3	RO	-	Reserved
2	RO	0	Set to 1 if the current packet is junk and being thrown away. A packet is considered junk if, for example, it is not routable.
1	RO	0	Set to 1 if the switch is routing data into the link, and if a route exists from another link.
0	RO	0	Set to 1 if the link is routing data into the switch, and if a route is created to another link on the switch.

0x20 .. 0x27: Link status, direction, and network



D.13 PLink status and network: 0x40 ... 0x43

These registers contain status information and the network number that each processor-link belongs to.

Bits	Perm	Init	Description
31:26	RO	-	Reserved
25:24	RO		If this link is currently routing data into the switch, this field specifies the type of link that the data is routed to: 0: external link 1: plink 2: internal control link
23:16	RO	0	If the link is routing data into the switch, this field specifies the destination link number to which all tokens are sent.
15:6	RO	-	Reserved
5:4	RW	0	Determines the network to which this link belongs, set for quality of service.
3	RO	-	Reserved
2	RO	0	Set to 1 if the current packet is junk and being thrown away. A packet is considered junk if, for example, it is not routable.
1	RO	0	Set to 1 if the switch is routing data into the link, and if a route exists from another link.
0	RO	0	Set to 1 if the link is routing data into the switch, and if a route is created to another link on the switch.

0x40 .. 0x43: PLink status and network

D.14 Link configuration and initialization: 0x80 .. 0x87

These registers contain configuration and debugging information specific to external links. The link speed and width can be set, the link can be initialized, and the link status can be monitored.



Bits	Perm	Init	Description
31	RW	0	Write '1' to this bit to enable the link, write '0' to disable it. This bit controls the muxing of ports with overlapping links.
30	RW	0	Set to 0 to operate in 2 wire mode or 1 to operate in 5 wire mode
29:28	RO	-	Reserved
27	RO	0	Set to 1 on error: an RX buffer overflow or illegal token encoding has been received. This bit clears on reading.
26	RO	0	1 if this end of the link has issued credit to allow the remote end to transmit.
25	RO	0	1 if this end of the link has credits to allow it to transmit.
24	WO	0	Set to 1 to initialize a half-duplex link. This clears this end of the link's credit and issues a HELLO token; the other side of the link will reply with credits. This bit is self-clearing.
23	WO	0	Set to 1 to reset the receiver. The next symbol that is detected will be assumed to be the first symbol in a token. This bit is self-clearing.
22	RO	-	Reserved
21:11	RW	0	The number of system clocks between two subsequent transitions within a token
10:0	RW	0	The number of system clocks between two subsequent transmit tokens.

0x80 .. 0x87: Link configuration and initialization

D.15 Static link configuration: 0xA0 .. 0xA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted.

	_
0xA0 0xA7:	30:
Static link	4.
configuration	٠.

Bits	Perm	Init	Description
31	RW	0	Enable static forwarding.
30:5	RO	-	Reserved
4:0	RW	0	The destination channel end on this node that packets received in static mode are forwarded to.



E XMOS USB Interface

XMOS provides a low-level USB interface for connecting the device to a USB transceiver using the UTMI+ Low Pin Interface (ULPI). The ULPI signals must be connected to the pins named in Figure 29. Note also that some ports on the same tile are used internally and are not available for use when the USB driver is active (they are available otherwise).

Pin	Signal
X <i>n</i> D02	
XnD03	
XnD04	
X <i>n</i> D05	Unavailable when USB
XnD06	active
XnD07	
XnD08	
X <i>n</i> D09	

Pin	Signal
X <i>n</i> D12	ULPI_STP
X <i>n</i> D13	ULPI_NXT
X <i>n</i> D14	ULPI_DATA[0]
X <i>n</i> D15	ULPI_DATA[1]
X <i>n</i> D16	ULPI_DATA[2]
X <i>n</i> D17	ULPI_DATA[3]
X <i>n</i> D18	ULPI_DATA[4]
X <i>n</i> D19	ULPI_DATA[5]
X <i>n</i> D20	ULPI_DATA[6]
X <i>n</i> D21	ULPI_DATA[7]
XnD22	ULPI_DIR
XnD23	ULPI_CLK

Pin	Signal
X <i>n</i> D26	
XnD27	
XnD28	
XnD29	Unavailable when USB
X <i>n</i> D30	active
X <i>n</i> D31	
XnD32	
XnD33	

X <i>n</i> D37	
X <i>n</i> D38	
X <i>n</i> D39	Unavailable
X <i>n</i> D40	when USB
X <i>n</i> D41	active
X <i>n</i> D42	
X <i>n</i> D43	

Figure 29: ULPI signals provided by the XMOS USB driver

F Device Errata

This section describes minor operational differences from the data sheet and recommended workarounds. As device and documentation issues become known, this section will be updated the document revised.

To guarantee a logic low is seen on the pins RST_N, DEBUG_N, MODE[4:0], TRST_N, TMS, TCK and TDI, the driving circuit should present an impedance of less than $100\,\Omega$ to ground. Usually this is not a problem for CMOS drivers driving single inputs. If one or more of these inputs are placed in parallel, however, additional logic buffers may be required to guarantee correct operation.

For static inputs tied high or low, the relevant input pin should be tied directly to GND or VDDIO.



G Associated Design Documentation

Document Title	Information	Document Number
XS1-L Hardware Design Checklist	Board design checklist	X6277
Estimating Power Consumption For XS1-L Devices	Power consumption	X4271
Programming XC on XMOS Devices	Timers, ports, clocks, cores and channels	X9577
xTIMEcomposer User Guide	Compilers, assembler and linker/mapper	X3766
	Timing analyzer, xScope, debugger	
	Flash and OTP programming utilities	

H Related Documentation

Document Title	Information	Document Number
The XMOS XS1 Architecture	ISA manual	X7879
XS1 Port I/O Timing	Port timings	X5821
XS1-L System Specification	Link, switch and system information	X1151
XS1-L Link Performance and Design Guidelines	Link timings	X2999
XS1-L Clock Frequency Control	Advanced clock control	X1433
XS1-L Active Power Conservation	Low-power mode during idle	X7411



I Revision History

Date	Description
2013-01-30	New datasheet - revised part numbering
2013-02-26	New multicore microcontroller introduction
	Moved configuration sections to appendices



Copyright © 2013, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.