

# xCORE Microphone Array Hardware Manual

---

## IN THIS DOCUMENT

- ▶ Features
  - ▶ Introduction
  - ▶ Clock sources and distribution
  - ▶ Stereo DAC with headphone amplifier
  - ▶ MEMS Microphones
  - ▶ Ethernet Connectivity
  - ▶ General purpose user interface
  - ▶ Expansion Header
  - ▶ USB Port
  - ▶ Flash Memory
  - ▶ xSYS connector
  - ▶ xCORE Microphone Array Portmap
  - ▶ Operating requirements
  - ▶ Dimensions
  - ▶ RoHS and REACH
  - ▶ Schematics
- 

xCORE Microphone Array evaluation board is an application specific design targeted at microphone aggregation and array microphones used Voice User Interface (VUI) applications. It integrates all the necessary building blocks including:

- ▶ multiple omni-directional microphones
- ▶ on-board low-jitter clock sources
- ▶ configurable user input buttons
- ▶ ethernet, USB2.0 device and/or I2S/I2C host connectivity

This document applies to revision 2V0 of the kit. For details of previous versions, including product change notes and design advisories, please refer to the product page on the XMOS website<sup>1</sup>.

---


<sup>1</sup><http://www.xmos.com/products/voice-user-interfaces/xcore-microphone-array-platform>



# 1 Features

The xCORE Microphone Array block diagram is shown below. It includes:

- ▶ xCORE-200 (XUF216-512-TQ128) multicore microcontroller device
- ▶ Seven INFINEON IM69D130 MEMS microphones
- ▶ A micro-USB connector for USB2.0 device connectivity and power
- ▶ An RJ45 connector for 10/100Mbps Ethernet connectivity
- ▶ An expansion header for I2S, I2C and/or other connectivity and control solutions
- ▶ Four general purpose push-button switches
- ▶ 12 user-controlled LEDs
- ▶ Low-jitter clock source
- ▶ An xSYS connector for an xTAG debug adapter




**Figure 3:**  
xCORE  
Microphone  
Array block  
diagram

## 2 Introduction

The xCORE Microphone Array evaluation board is based on a two-tile xCORE-200 XUF216-512-TQ128 device, which contains 16 32-bit logical processing cores that deliver up to 2000 MIPS compute and integrates 2MBytes Quad Serial Peripheral Interface (QSPI) flash.

For general information on xCORE-200 devices see the xCORE-200 Architecture Overview<sup>2</sup>. For device specific information on the XUF216-512-TQ128 device see XUF216-512-TQ128 Datasheet<sup>3</sup>.



**Figure 4:**  
xCORE-200  
XUF216-512-  
TQ128  
device

## 3 Clock sources and distribution

The board includes three clock sources:

- ▶ xCORE-200 reference clock - 24MHz oscillator (Y1)
- ▶ Ethernet PHY reference clock - 25MHz crystal (X1)
- ▶ Low jitter clock source - 24.576MHz oscillator, used as reference clock to the CS2100-CP (CirrusLogic) Fractional-N PLL (U22).


The CS2100 generates a low-jitter output signal that is distributed to the xCORE-200 device (Tile1 & MCLK) and DAC (MIC-CLK). The CS2100 device is configured using the I2C interface.

<sup>2</sup><http://www.xmos.com/published/xcore-architecture>

<sup>3</sup><http://www.xmos.com/published/xuf216-512-tq128-datasheet?version=latest>

## 4 Stereo DAC with headphone amplifier

A CS43L21 stereo DAC with integrated headphone amplifier is used to generate audio output on a 3.5mm audio jack. The CS43L21 is connected to the xCORE-200 through an I2S interface and is configured using an I2C interface.



**Figure 5:**  
Stereo  
DAC/HPA  
components

The CS43L21 stereo DAC/HPA device is configured using the I2C bus.

Pin	Port	Signal
X1D26	P4E0	I2C_SCL
X1D27	P4E1	I2C_SDA
X1D28	P4F0	DAC_RST_N
X1D36	P1M0	I2S_BCLK
X1D37	P1N0	I2S_LRCLK
X1D39	P1P0	I2S_DAC_DATA


The addresses of the CS2100-CP and CS43L21 devices on the I2C bus are shown below.

Device	Ref ID	Address
CS2100-CP	U22	0b1001110 0x4E
CS43L21	U23	0b1001010 0x4A

## 5 MEMS Microphones

The IM69D130 MEMS microphones used in this evaluation board have a bottom port and measure 4mmx3mmx1.2mm, suitable for voice interface applications.

One microphone is placed at the center of the board (MIC\_0). The remaining six microphones are distributed equidistant around the board edge.



**Figure 6:**  
MEMS  
microphones

The microphone signals are mapped onto the xCORE-200 device as show in Figure 7:

Microphone	xCORE GPIO	Port
MIC_CLK	X0D12	P1E0
MIC_0	X0D14	P4C0
MIC_1	X0D15	P4C1
MIC_2	X0D16	P4D0
MIC_3	X0D17	P4D1
MIC_4	X0D18	P4D2
MIC_5	X0D19	P4D3
MIC_6	X0D20	P4C2


**Figure 7:**  
MEMS  
microphone  
xCORE GPIO

**NOTE:** the IM69D130 microphones used from revision 2V0 of this board have a 10dBFS lower sensitivity than the previously used Akustica AKU441 micro-

phones. Any software that relies on microphone sensitivity may need re-tuning and/or gain applying.

## 6 Ethernet Connectivity

10/100 Mbps Ethernet connectivity consists of Microchip LAN8710A Ethernet PHY (U20) and an RJ45 connector (J3) with integrated magnetics. The PHY uses the 25MHz crystal as a reference clock.



**Figure 8:**  
Ethernet  
components

The MII signals are mapped onto the xCORE-200 device as shown in Figure 9:

RGMII signal	xCORE GPIO	Port
RX_CLK	X1D00	P1A0
TX_CLK	X1D01	P1B0
RX0	X1D02	P4A0
RX1	X1D03	P4A1
RX2	X1D08	P4A2
RX3	X1D09	P4A3
TX0	X1D04	P4B0
TX1	X1D05	P4B1
TX2	X1D06	P4B2
TX3	X1D07	P4B3
RXDV	X1D10	P1C0
TXEN	X1D11	P1D0
MDC	X1D14	P4C0
MDIO	X1D15	P4C1
ETH_RST_N	X1D29	P4F1
RXER	X1D35	P1L0

**Figure 9:**  
Ethernet  
xCORE GPIO


## 7 General purpose user interface

The board has 13 LEDs that are controlled by the xCORE-200 GPIO.

LED\_0 - LED\_11 (D2-D13) are positioned around the edge of the board, one each side of every microphone. LED\_12 (D14) is positioned next to the middle microphone.

A green LED (PGOOD) by the USB connector indicates a 3V3 power good signal.

Four general purpose push-button switches are provided. When pressed, each button creates a connection from the I/O to GND. To ensure correct behaviour, the port connected to the buttons (P4A) must always be defined as an input.



**Figure 10:**  
General purpose user interface components

The signal mapping of the user interface components is shown in Figure 11



UI signal	xCORE GPIO	Port
LED_0	X0D26	P4E0
LED_1	X0D27	P4E1
LED_2	X0D28	P4F0
LED_3	X0D29	P4F1
LED_4	X0D30	P4F2
LED_5	X0D31	P4F3
LED_6	X0D32	P4E2
LED_7	X0D33	P4E3
LED_8	X0D43	P1K0
LED_9	X0D35	P1L0
LED_10	X0D36	P1M0
LED_11	X0D37	P1N0
LED_12	X0D38	P1O0
BUTTON_A	X0D02	P4A0
BUTTON_B	X0D03	P4A1
BUTTON_C	X0D08	P4A2
BUTTON_D	X0D09	P4A3


**Figure 11:**  
User interface  
GPIO

The LED output must be set low to light the corresponding LED.

## 8 Expansion Header

The board has an expansion header containing 7 general purpose IOs, controlled by the xCORE-200, and an audio MCLK.

By removing R67 and inserting a OR link into R17, the expansion header audio MCLK can be used as an alternative to the CS2100-CP (CirrusLogic) Fractional-N PLL (U22) output.



**Figure 12:**  
Expansion  
header  
location

The signal mapping of the expansion header is shown in Figure 13

Header pin	xCORE GPIO	Port
1	X0D22	P1G0
2	GND	
3	X0D23	P1H0
4	GND	
5	X0D00	P1A0
6	GND	
7	X0D11	P1D0
8	GND	
9	X0D24	P1I0
10	X0D39	P1P0
11	GND	
12	X0D25	P1J0
13	3V3	
14	GND	
15	EXT_MCLK	
16	GND	

**Figure 13:**  
Expansion  
header GPIO


## 9 USB Port

The USB Micro-B receptacle (J1) is connected to the USB PHY integrated in the XUF216 device, and provides power for the on-board circuits, and USB interface connectivity. Voltage tolerance should be as per USB VBUS specification values.

The power source is used to generate the following voltage rails:

- ▶ +1V0 (Core voltage to XMOS device)
- ▶ +2v5 (for headphone amplifier in DAC device)
- ▶ +3v3 for GPIOs and other accessory devices

Proper power-on sequence is indicated by power good LED (D1) in bottom side of the board.



**Figure 14:**  
USB  
components

**NOTE:** J1 must be connected at all times to provide power to the board.

**NOTE:** as this board is self-powered, the USB\_VBUS pin on U5 is not connected. To ensure that the USB Audio 2.0 reference software operates correctly with this board, please refer to the following design advisory:

<http://www.xmos.com/doc/XM-012350-DA>

## 10 Flash Memory


The XUF216-512-TQ128 device includes 2MBytes of QSPI flash memory, which is interfaced by the GPIO connections shown in Figure 15:

QSPI connection	Pin	Port
QSPI_SS	X0D01	P1B
QSP_D0	X0D04	P4B0
QSP_D1	X0D05	P4B1
QSP_D2	X0D06	P4B2
QSP_D3	X0D07	P4B3
SPI_CLK	X0D10	P1C

**Figure 15:**  
QSPI Flash

## 11 xSYS connector

A standard XMOS xSYS interface (J2) is provided to allow host debug of the board via JTAG.



**Figure 16:**  
xSYS  
connector

XSYS signal	xCORE GPIO	Header pin	Description
TMS	See note	7	JTAG Test Mode Select
TCK	See note	9	JTAG Test Clock
TDI	See note	5	JTAG Test Data In - from debug adapter to xCORE
TDO	See note	13	JTAG Test Data Out - from xCORE to debug adapter
RST_N	See note	15	System Reset - active low, resets xCORE device
GND		4, 8, 12, 16, 20	Ground
XL_UP1	X0D43	6	XMOS link, uplink bit 1
XL_UP0	X0D42	10	XMOS link, uplink bit 0
XL_DN1	X0D40	14	XMOS link, downlink bit 1
XL_DN0	X0D41	18	XMOS link, downlink bit 0

**Figure 17:**  
XSYS  
Connector  
Pinout

Notes:

- ▶ JTAG connections occupy dedicated connections

## 12 xCORE Microphone Array Portmap

The table below provides a full description of the port-pin mappings described throughout this document for the xCORE Microphone Array board.

Pin	1-bit	4-bit	8-bit	16-bit	32-bit	Signal
X0D00	1A <sup>0</sup>					
X0D01	1B <sup>0</sup>					QSPI_CS
X0D02		4A <sup>0</sup>	8A <sup>0</sup>	16A <sup>0</sup>	32A <sup>20</sup>	BUTTON_A
X0D03		4A <sup>1</sup>	8A <sup>1</sup>	16A <sup>1</sup>	32A <sup>21</sup>	BUTTON_B
X0D04		4B <sup>0</sup>	8A <sup>2</sup>	16A <sup>2</sup>	32A <sup>22</sup>	QSPI_D0
X0D05		4B <sup>1</sup>	8A <sup>3</sup>	16A <sup>3</sup>	32A <sup>23</sup>	QSPI_D1
X0D06		4B <sup>2</sup>	8A <sup>4</sup>	16A <sup>4</sup>	32A <sup>24</sup>	QSPI_D2
X0D07		4B <sup>3</sup>	8A <sup>5</sup>	16A <sup>5</sup>	32A <sup>25</sup>	QSPI_D3
X0D08		4A <sup>2</sup>	8A <sup>6</sup>	16A <sup>6</sup>	32A <sup>26</sup>	BUTTON_C
X0D09		4A <sup>3</sup>	8A <sup>7</sup>	16A <sup>7</sup>	32A <sup>27</sup>	BUTTON_D
X0D10	1C <sup>0</sup>					QSPI_CLK
X0D11	1D <sup>0</sup>					
X0D12	1E <sup>0</sup>					MIC_CLK
X0D13	1F <sup>0</sup>					MCLK_XCORE
X0D14		4C <sup>0</sup>	8B <sup>0</sup>	16A <sup>8</sup>	32A <sup>28</sup>	MIC_0_DATA
X0D15		4C <sup>1</sup>	8B <sup>1</sup>	16A <sup>9</sup>	32A <sup>29</sup>	MIC_1_DATA
X0D16		4D <sup>0</sup>	8B <sup>2</sup>	16A <sup>10</sup>		MIC_2_DATA
X0D17		4D <sup>1</sup>	8B <sup>3</sup>	16A <sup>11</sup>		MIC_3_DATA
X0D18		4D <sup>2</sup>	8B <sup>4</sup>	16A <sup>12</sup>		MIC_4_DATA
X0D19		4D <sup>3</sup>	8B <sup>5</sup>	16A <sup>13</sup>		MIC_5_DATA
X0D20		4C <sup>2</sup>	8B <sup>6</sup>	16A <sup>14</sup>	32A <sup>30</sup>	MIC_6_DATA
X0D21		4C <sup>3</sup>	8B <sup>7</sup>	16A <sup>15</sup>	32A <sup>31</sup>	
X0D22	1G <sup>0</sup>					
X0D23	1H <sup>0</sup>					
X0D24	1I <sup>0</sup>					
X0D25	1J <sup>0</sup>					
X0D26		4E <sup>0</sup>	8C <sup>0</sup>	16B <sup>0</sup>		LED_0
X0D27		4E <sup>1</sup>	8C <sup>1</sup>	16B <sup>1</sup>		LED_1
X0D28		4F <sup>0</sup>	8C <sup>2</sup>	16B <sup>2</sup>		LED_2
X0D29		4F <sup>1</sup>	8C <sup>3</sup>	16B <sup>3</sup>		LED_3
X0D30		4F <sup>2</sup>	8C <sup>4</sup>	16B <sup>4</sup>		LED_4
X0D31		4F <sup>3</sup>	8C <sup>5</sup>	16B <sup>5</sup>		LED_5
X0D32		4E <sup>2</sup>	8C <sup>6</sup>	16B <sup>6</sup>		LED_6
X0D33		4E <sup>3</sup>	8C <sup>7</sup>	16B <sup>7</sup>		LED_7
X0D34	1K <sup>0</sup>					LED_8
X0D35	1L <sup>0</sup>					LED_9
X0D36	1M <sup>0</sup>		8D <sup>0</sup>	16B <sup>8</sup>		LED_10
X0D37	1N <sup>0</sup>		8D <sup>1</sup>	16B <sup>9</sup>		LED_11
X0D38	1O <sup>0</sup>		8D <sup>2</sup>	16B <sup>10</sup>		LED_12
X0D39	1P <sup>0</sup>		8D <sup>3</sup>	16B <sup>11</sup>		LED_OEN
X0D40			8D <sup>4</sup>	16B <sup>12</sup>		XL_DN1
X0D41			8D <sup>5</sup>	16B <sup>13</sup>		XL_DN0
X0D42			8D <sup>6</sup>	16B <sup>14</sup>		XL_UP0
X0D43			8D <sup>7</sup>	16B <sup>15</sup>		XL_UP1

**Figure 18:**  
xCORE  
Microphone  
Array  
Portmap: Tile  
0

Pin	1-bit	4-bit	8-bit	16-bit	32-bit	Signal
X1D00	1A <sup>0</sup>					ETH_RXCLK
X1D01	1B <sup>0</sup>					ETH_TXCLK
X1D02		4A <sup>0</sup>	8A <sup>0</sup>	16A <sup>0</sup>	32A <sup>20</sup>	ETH_RXD_0
X1D03		4A <sup>1</sup>	8A <sup>1</sup>	16A <sup>1</sup>	32A <sup>21</sup>	ETH_RXD_1
X1D04		4B <sup>0</sup>	8A <sup>2</sup>	16A <sup>2</sup>	32A <sup>22</sup>	ETH_TXD_0
X1D05		4B <sup>1</sup>	8A <sup>3</sup>	16A <sup>3</sup>	32A <sup>23</sup>	ETH_TXD_1
X1D06		4B <sup>2</sup>	8A <sup>4</sup>	16A <sup>4</sup>	32A <sup>24</sup>	ETH_TXD_2
X1D07		4B <sup>3</sup>	8A <sup>5</sup>	16A <sup>5</sup>	32A <sup>25</sup>	ETH_TXD_3
X1D08		4A <sup>2</sup>	8A <sup>6</sup>	16A <sup>6</sup>	32A <sup>26</sup>	ETH_RXD_2
X1D09		4A <sup>3</sup>	8A <sup>7</sup>	16A <sup>7</sup>	32A <sup>27</sup>	ETH_RXD_3
X1D10	1C <sup>0</sup>					ETH_RXDV
X1D11	1D <sup>0</sup>					ETH_TXEN
X1D14		4C <sup>0</sup>	8B <sup>0</sup>	16A <sup>8</sup>	32A <sup>28</sup>	ETH_MDC
X1D15		4C <sup>1</sup>	8B <sup>1</sup>	16A <sup>9</sup>	32A <sup>29</sup>	ETH_MDIO
X1D16		4D <sup>0</sup>	8B <sup>2</sup>	16A <sup>10</sup>		PLL_SYNC
X1D17		4D <sup>1</sup>	8B <sup>3</sup>	16A <sup>11</sup>		
X1D18		4D <sup>2</sup>	8B <sup>4</sup>	16A <sup>12</sup>		
X1D19		4D <sup>3</sup>	8B <sup>5</sup>	16A <sup>13</sup>		
X1D20		4C <sup>2</sup>	8B <sup>6</sup>	16A <sup>14</sup>	32A <sup>30</sup>	
X1D21		4C <sup>3</sup>	8B <sup>7</sup>	16A <sup>15</sup>	32A <sup>31</sup>	
X1D26		4E <sup>0</sup>	8C <sup>0</sup>	16B <sup>0</sup>		I2C_SCLK
X1D27		4E <sup>1</sup>	8C <sup>1</sup>	16B <sup>1</sup>		I2C_SDA
X1D28		4F <sup>0</sup>	8C <sup>2</sup>	16B <sup>2</sup>		DAC_RST_N
X1D29		4F <sup>1</sup>	8C <sup>3</sup>	16B <sup>3</sup>		ETH_RST_N
X1D30		4F <sup>2</sup>	8C <sup>4</sup>	16B <sup>4</sup>		
X1D31		4F <sup>3</sup>	8C <sup>5</sup>	16B <sup>5</sup>		
X1D32		4E <sup>2</sup>	8C <sup>6</sup>	16B <sup>6</sup>		
X1D33		4E <sup>3</sup>	8C <sup>7</sup>	16B <sup>7</sup>		
X1D35	1L <sup>0</sup>					ETH_RX_ERR
X1D36	1M <sup>0</sup>		8D <sup>0</sup>	16B <sup>8</sup>		I2S_BCLK
X1D37	1N <sup>0</sup>		8D <sup>1</sup>	16B <sup>9</sup>		I2S_LRCLK
X1D38	1O <sup>0</sup>		8D <sup>2</sup>	16B <sup>10</sup>		MCLK_TILE1
X1D39	1P <sup>0</sup>		8D <sup>3</sup>	16B <sup>11</sup>		I2S_DAC_DATA
X1D40			8D <sup>4</sup>	16B <sup>12</sup>		
X1D41			8D <sup>5</sup>	16B <sup>13</sup>		
X1D42			8D <sup>6</sup>	16B <sup>14</sup>		
X1D43			8D <sup>7</sup>	16B <sup>15</sup>		

**Figure 19:**  
xCORE  
Microphone  
Array  
Portmap: Tile  
1

### 13 Operating requirements

A USB 2.0 high-speed compliant cable of less than 3m in length should be used when operating the xCORE Microphone Array board. XMOS cannot guarantee correct operation of the xCORE Microphone Array board should any other cable be used.

This product is, like most electronic equipment, sensitive to Electrostatic Discharge (ESD) events. Users should operate the xCORE Microphone Array board with appropriate ESD precautions in place.

### 14 Dimensions

This xCORE Microphone Array board has diameter of 90 mm and board thickness of 1.6mm.

### 15 RoHS and REACH


The xCORE Microphone Array board complies with appropriate RoHS2 and REACH regulations and is a Pb-free product.

The xCORE Microphone Array board is subject to the European Union WEEE directive and should not be disposed of in household waste. Alternative requirements may apply outside of the EU.











**Figure 21:**  
xCORE  
Microphone  
Array board -  
Buttons and  
LEDs

		Project Name	
		xCORE Microphone Array	
Build	Rev	Sheet Name	Rev
DATE	17/01/2018	184-000008	1/1
		Sheet 2	of 3






<b>X MOS</b>	
Project Name xCORE Microphone Array	
Sheet Name HW-Schematic	Rev 1.0
Date 17/01/2018	Sheet 3 of 3

**Figure 22:**  
xCORE  
Microphone  
Array board -  
Microphones



**Figure 24:**  
xCORE  
Microphone  
Array board -  
Voltage rail  
LDOs and  
reset circuit





Copyright © 2018, All Rights Reserved.

---

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.