# sliceKIT hardware manual

REV A

Publication Date: 2013/11/6

XMOS  $\ensuremath{\texttt{@}}$  2013, All Rights Reserved.



# **Table of Contents**

1	Overview 1.1 Introduction
2	Core board       6         2.1 Multiple core boards       7         2.2 Setup       7         2.3 Power supply       7         2.4 Debug       7         2.5 XS1-L16 boot       8         2.6 xCONNECT Links       9         2.7 Reset       10         2.8 Clocking       10         2.9 Testpoints       10         2.10 Slot pinouts       13         2.10.1 STAR       14         2.10.2 SQUARE       16         2.10.3 TRIANGLE       18         2.10.4 CIRCLE       20         2.10.5 CHAIN       22         2.10.6 System services slot signals       23
3	sliceCARDs and slots 24
4	Designing a sliceCARD       25         4.1 Power       25         4.2 Signal I/O       25         4.3 sliceCARD form factors       26         4.4 Connector pinouts       27         4.4.1 STAR       28         4.4.2 SQUARE       29         4.4.3 TRIANGLE       30



#### 1 Overview

IN THIS CHAPTER

- ▶ Introduction
- ▶ sliceKIT system layout


### 1.1 Introduction

This document covers the hardware design of the sliceKIT Modular Development System, consisting of the core board, sliceCARDs and xSYS adaptor.

The core board contains a fully pinned out 16-core xCORE multicore microcontroller. All GPIOs are connected to four expansion connectors (termed slots) which interface with expansion cards called sliceCARDs that plug into the slots. The core board also contains all circuitry necessary for operating and debugging the xCORE system. Multiple sliceKIT core boards can be interconnected to form a multi xCORE device system with dual 5-bit xCONNECT Links being present between the boards.



# 1.2 sliceKIT system layout



The diagram above shows an overview of the layout of the core board with slice-CARDs attached. Each of the four slots has a specific label - Star, Triange, Square, Circle printed on the core board silkscreen. Triangle and Circle sliceCARDs contain 24 xCORE I/Os, and the Star and Square sliceCARDs have 20 xCORE I/Os (usable as GPIO or two 5-wire xCONNECT links). The label denotes which sliceCARDs are compatible with which core board slots. The sliceCARDs are also marked with one or more of these labels to identify the slot type(s) they function correctly with.



The final type of connector is on the bottom left of the core board and is marked with a hollow square symbol with an X through it. This is for connecting multiple core boards together to form systems of 32 logical cores or more. It is termed the chain slot.

All slots are 36 pin PCI express style connectors in either socket or edge finger (plug) types.

Star and Triangle slots are pinned out from Tile 0 of the XS1-L16 xCORE device and the Circle and Square slots from Tile 1.




# 2 Core board

#### IN THIS CHAPTER

- ► Multiple core boards
- ▶ Setup
- ▶ Power supply
- ▶ Debug
- ▶ XS1-L16 boot
- ▶ xCONNECT Links
- ▶ Reset
- ▶ Clocking
- ▶ Testpoints
- ▶ Slot pinouts

The L16 core board board contains the xCORE device plus support circuitry.

A single XS1-L16-128-QF124 device has all of its GPIO connected to the slots.





## 2.1 Multiple core boards

Additional sliceKIT core boards can be connected to the Chain slot on the first board via the Square Slot on the second board, to add extra processing capability and I/O through extra sliceCARDs. The first board is termed the *Master* and the remaining boards are *Slaves*. When there is only one board, it is the *Master*.

### 2.2 Setup

For debugging, an xSYS adaptor board is connected to the Chain connector of the Master board to allow connection of an xTAG-2 which provides a debug link from a USB host.

The core board is powered by a 12V external power supply.

## 2.3 Power supply

Power input to the sliceKIT core board is via a standard barrel jack connector. A standard 12V external power supply should be used to power the board. Each core board requires its own 12V supply. This input supply is used to generate the main 5V board supply via a DC-DC converter.

The 5V board supply is then fed to all the slot connectors as well as powering the core board itself. 3V3 and 1V0 supplies are be generated by DC-DC converters from the 5V main supply.

The supplies are sequenced to ensure the power up sequence is 5V then 3V3 then 1V0. When the 1V0 supply is good, the system is released from reset.


The core board provides 3V3 and 5V at 0.25A each for a total of approximately 2W per slice.

# 2.4 Debug

Debug of the system is via the xSYS adapter board connected to the Chain connector.

The JTAG signals are connected as shown below.






Presence detect signals are present on both the Chain connector and Square slot connectors to allow detection of a connected board and subsequent automatic switching of the JTAG chain. In a system of multiple core boards, the Master is the source of the JTAG chain so the system can only be debugged from the master. Other boards will see no devices in the JTAG chain.

The use of xSCOPE is covered in the xCONNECT Links section. The xSCOPE xCONNECT Link can be either enabled or disabled via a switch on the xSYS adapter board.


### 2.5 XS1-L16 boot

Master core boards boot from SPI flash, while slave core boards boot from xCON-NECT link XLB from the next connected core board.

To allow re-use of the SPI boot pins (ports 1A, 1B, 1C, 1D) as signal I/O pins for the Star slot, a latched bus switch is used which connects the xCORE SPI pins to either the SPI Flash or to the sliceCARD slots. The switch is controlled by X0D42 and X0D43 (P8D6 and P8D7 on Tile 0 - on the Triangle slot). Once the device has booted, X0D43 is used to enable or disable the SPI interface, X0D42 should



then transition from low to high to latch the selection. The SPI selection state is maintained until the system is reset.



Once this sequence is completed and the selection has been latched, X0D42 and X0D43 return to performing their normal functions in the Triangle slot.



If the SPI is not disabled, then SliceCARDs in the Star slot may not function as expected. If there is no sliceCARD in the Star slot, then it does not matter whether the SPI has been disabled or not. Therefore, applications which require runtime access to the SPI flash should either leave the Star slot unpopulated or check to ensure that the sliceCARD which is in the slot will be unaffected by the operation of the flash device.

The xTAG-2 system can use the boot mode select signal to force all devices in the chain (master and slave core boards) to boot from JTAG (don't boot) for debug purposes.

If not in this mode, the devices will boot from SPI or xCONNECT Link as appropriate.

#### 2.6 xCONNECT Links

The Chain connector contains two 5-bit xCONNECT Links, XLA and XLB, which can be used to chain sliceKIT core boards together. The links from Tile 0 are connected



to the Chain connector and the Star slot. The links from Tile 1 are connected to the Square slot.

The only complication in this system is use of the xSCOPE 2-bit xCONNECT Link. This link overlaps a 4 bit port on the Star slot connector so it is not possible to use this for user I/O at the same time as xSCOPE.

To work around this, a switch is present on the xSYS adapter board to either enable or disable the xSCOPE xCONNECT Link. When disabled, these pins are disconnected from the Chain connector and are free for use on the Star slot. When enabled they will work as an xCONNECT Link and hence appear on the relevant pins of the Star slot.



It is recommended that if a sliceCARD is used in the Star Slot the XSCOPE switch is off on the xSYS adaptor card to ensure correct operation of the sliceCARD in the Star slot.

#### 2.7 Reset

The whole system is held in reset until all power supplies are stable, and reset is connected to all Slice Cards so any circuitry on them can be reset. Reset also indicates to the sliceCARDs that their power input is stable. The reset from the xTAG-2 resets the whole system, if required for debugging.

## 2.8 Clocking

The system clock has two sources: an on-board 25MHz oscillator or the CLK signal from the Chain connector. The system clock source is selected automatically according to the presence of signals on the Chain connector.

This means the system clock from a Master core board is fed automatically to all of the slave core boards so the whole system will operate synchronously.

The system clock is also fed to each of the sliceCARD slots.

# 2.9 Testpoints

Each xCORE I/O signal is also available on a 0.1" header, next to the slot that it is connected to. These connections can be used to connect an oscilloscope or logic analyser, or for interconnection of signals for advanced development work.

The signals are identified on the silkscreen layer of the sliceKIT core board; the table below lists their relationship to the internal ports.

L16 Pin	Slot	PCIE	Function
X0D0	TRIANGLE	B2	P1 A0
X0D1	STAR	A8	P1 B0
	CHAIN	B10	

(continued)



L10	6 Pin Slot		PCIE	Function			
X0D2	STAR	В6		P4A0	P8A0	P16A0	P32A20
	CHAIN	Α7					
X0D3	STAR	В7		P4A1	P8A1	P16A1	P32A21
	CHAIN	<b>A6</b>					
X0D4	STAR	В9		P4B0	P8A2	P16A2	P32A22
	CHAIN	A11					
X0D5	STAR	B11		P4B1	P8A3	P16A3	P32A23
	CHAIN	Α9					
X0D6	STAR	Α9		P4B2	P8A4	P16A4	P32A24
	CHAIN	B11					
X0D7	STAR	A11		P4B3	P8A5	P16A5	P32A25
	CHAIN	В9					
X0D8	STAR	<b>A</b> 6		P4A2	P8A6	P16A6	P32A26
	CHAIN	В7					
X0D9	STAR	Α7		P4A3	P8A7	P16A7	P32A27
	CHAIN	В6					
X0D10	STAR	B10	P1C0	)			
	CHAIN	Α8					
X0D11	TRIANGLE	B4	P1 DC	)			
X0D12	TRIANGLE	Α3	P1E0				
X0D13	STAR	A15	P1F0				
	CHAIN	B15					
X0D14	STAR	B12		P4C0	P8B0	P16A8	P32A28
	CHAIN	A13					
X0D15	STAR	B13		P4C1	P8B1	P16A9	P32A29
	CHAIN	A12					
X0D16	STAR	B17		P4D0	P8B2	P16A10	
	CHAIN	A18					
X0D17	STAR	B18		P4D1	P8B3	P16A11	
	CHAIN	A17					
X0D18	STAR	A17		P4D2	P8B4	P16A12	
	CHAIN	B18					
X0D19	STAR	A18		P4D3	P8B5	P16A13	
	CHAIN	B17					
X0D20	STAR	A12		P4C2	P8B6	P16A14	P32A30
	CHAIN	B13					
X0D21	STAR	A13		P4C3	P8B7	P16A15	P32A31
	CHAIN	B12					
X0D22	STAR	B15	P1 G0	)			
	CHAIN	A15					
X0D23	TRIANGLE	A4	P1 H0	)			

(continued)



L16	Pin	Slot		PCIE	Function			
X0D24	TRIA	NGLE	B15	P110				
X0D25	TRIA	NGLE	Α8	P1J0				
X0D26	TRIA	NGLE	В6		P4E0	P8C0	P16B0	
X0D27	TRIA	NGLE	В7		P4E1	P8C1	P16B1	
X0D28	TRIA	NGLE	В9		P4F0	P8C2	P16B2	
X0D29	TRIA	NGLE	B11		P4F1	P8C3	P16B3	
X0D30	TRIA	NGLE	Α9		P4F2	P8C4	P16B4	
X0D31	TRIA	NGLE	A11		P4F3	P8C5	P16B5	
X0D32	TRIA	NGLE	A6		P4E2	P8C6	P16B6	
X0D33	TRIA	NGLE	Α7		P4E3	P8C7	P16B7	
X0D34	TRIA	NGLE	B10	P1K0				
X0D35	TRIA	NGLE	A15	P1L0				
X0D36	TRIA	NGLE	B12	P1 M(	)	P8D0	P16B8	
X0D37	TRIA	NGLE	B13	PINC	)	P8D1	P16B9	
X0D38	TRIA	NGLE	B17	P100	)	P8D2	P16B10	
X0D39	TRIA	NGLE	B18	P1 P0		P8D3	P16B11	
X0D40	TRIA	NGLE	A17			P8D4	P16B12	
X0D41	TRIA	NGLE	A18			P8D5	P16B13	
X0D42	TRIA	NGLE	A12			P8D6	P16B14	
X0D43	TRIA	NGLE	A13			P8D7	P16B15	
X1D0	CIRC	CLE	B2	P1 A0				
XIDI	SQU	ARE	Α8	P1 B0				
X1D2	SQU	ARE	В6		P4A0	P8A0	P16A0	P32A20
X1D3	SQU	ARE	В7		P4A1	P8A1	P16A1	P32A21
X1D4	SQU	ARE	В9		P4B0	P8A2	P16A2	P32A22
X1D5	SQU	ARE	B11		P4B1	P8A3	P16A3	P32A23
X1D6	SQU	ARE	Α9		P4B2	P8A4	P16A4	P32A24
X1D7	SQU	ARE	A11		P4B3	P8A5	P16A5	P32A25
X1D8	SQU	ARE	A6		P4A2	P8A6	P16A6	P32A26
X1D9	SQU	ARE	Α7		P4A3	P8A7	P16A7	P32A27
X1D10	SQU	ARE	B10	P1 C0				
XIDII	CIRC	CLE	B4	P1 D0	)			
X1D12	CIRC	CLE	<b>A</b> 3	P1 E0				
X1D13	SQU	ARE	A15	P1F0				
X1D14	SQU	ARE	B12		P4C0	P8B0	P16A8	P32A28
X1D15	SQU	ARE	B13		P4C1	P8B1	P16A9	P32A29
X1D16	SQU	ARE	B17		P4D0	P8B2	P16A10	
X1D17	SQU	ARE	B18		P4D1	P8B3	P16A11	
X1D18	SQU	ARE	A17		P4D2	P8B4	P16A12	
X1D19	SQU	ARE	A18		P4D3	P8B5	P16A13	
X1D20	SQU	ARE	A12		P4C2	P8B6	P16A14	P32A30
							(contin	ued)



	L16 I	Pin	Slot		PCIE	Function			
X1D2	21	SQU	ARE	A13		P4C3	P8B7	P16A15	P32A31
X1D2	22	SQU	ARE	B15	P1 G0	)			
X1D2	23	CIRC	CLE	A4	P1 H0	)			
X1D2	24	CIRC	CLE	B15	P110				
X1D2	25	CIRC	CLE	A8	P1J0				
X1D2	26	CIRC	CLE	В6		P4E0	P8C0	P16B0	
X1D2	27	CIRC	CLE	В7		P4E1	P8C1	P16B1	
X1D2	28	CIRC	CLE	В9		P4F0	P8C2	P16B2	
X1D2	29	CIRC	CLE	B11		P4F1	P8C3	P16B3	
X1D3	30	CIRC	CLE	<b>A</b> 9		P4F2	P8C4	P16B4	
X1D3	31	CIRC	CLE	A11		P4F3	P8C5	P16B5	
X1D3	32	CIRC	CLE	A6		P4E2	P8C6	P16B6	
X1D3	33	CIRC	CLE	A7		P4E3	P8C7	P16B7	
X1D3	34	CIRC	CLE	B10	P1K0	1			
X1D3	35	CIRC	CLE	A15	P1L0				
X1D3	36	CIRC	CLE	B12	P1M0	)	P8D0	P16B8	
X1D3	37	CIRC	CLE	B13	P1N0	)	P8D1	P16B9	
X1D3	38	CIRC	CLE	B17	P100	)	P8D2	P16B10	
X1D3	39	CIRC	CLE	B18	P1 P0		P8D3	P16B11	

# 2.10 Slot pinouts

The signal assignments for the connectors on the core board and slice CARDs are shown in the table below.



2.10.1 STAR

PCIE B (TOP)	SIGNAL	FUNCTION
B1	NC	NOT CONNECTED
B2	NC	NOT CONNECTED
В3	GND	POWER SUPPLY GROUND
B4	NC	NOT CONNECTED
B5	3V3	POWER SUPPLY 3.3V
В6	X0D2	P4A0 P8A0 P16A0 P32A20
B7	X0D3	P4A1 P8A1 P16A1 P32A21
B8	GND	POWER SUPPLY GROUND
B9	X0D4	P4B0 P8A2 P16A2 P32A22
B10	X0D10	P1C0
B11	X0D3	P4B1 P8A3 P16A3 P32A23
KEY	KEY	MECHANICAL KEY
B12	X0D14	P4C0 P8B0 P16A8 P32A28
B13	X0D15	P4C1 P8B1 P16A9 P32A29
B14	CLK	MAIN SYSTEM CLOCK
B15	X0D22	P1G0
B16	GND	POWER SUPPLY GROUND
B17	X0D16	P4D0 P8B2 P16A10
B18	X0D17	P4D1 P8B3 P16A11



PCIE A (BOT)	SIGNAL	FUNCTION
A1	NC	NOT CONNECTED
A2	5V	POWER SUPPLY 5V
A3	NC	NOT CONNECTED
A4	NC	NOT CONNECTED
A5	GND	POWER SUPPLY GROUND
A6	X0D8	P4A2 P8A6 P16A6 P32A26
A7	X0D9	P4A3 P8A7 P16A7 P32A27
A8	X0D1	P1B0
A9	X0D6	P4B2 P8A4 P16A4 P32A24
A10	GND	POWER SUPPLY GROUND
A11	X0D7	P4B3 P8A5 P16A5 P32A25
KEY	KEY	MECHANICAL KEY
A12	X0D20	P4C2 P8B6 P16A14 P32A30
A13	X0D21	P4C3 P8B7 P16A15 P32A31
A14	GND	POWER SUPPLY GROUND
A15	X0D13	P1F0
A16	RST_N	SYSTEM RESET (ACTIVE LOW)
A17	X0D18	P4D2 P8B4 P16A12
A18	X0D19	P4D3 P8B5 P16A13



2.10.2 **SQUARE** 

PCIE B (TOP)	SIGNAL	FUNCTION
B1	DEBUG	XSYS DEBUG SIGNAL
B2	TCK	XSYS TCK SIGNAL
В3	GND	POWER SUPPLY GROUND
B4	TDI	XSYS TDI SIGNAL
B5	3V3	POWER SUPPLY 3.3V
В6	X1D2	P4A0 P8A0 P16A0 P32A20
B7	X1D3	P4A1 P8A1 P16A1 P32A21
B8	GND	POWER SUPPLY GROUND
В9	X1D4	P4B0 P8A2 P16A2 P32A22
B10	X1D10	P1C0
B11	X1D3	P4B1 P8A3 P16A3 P32A23
KEY	KEY	MECHANICAL KEY
B12	X1D14	P4C0 P8B0 P16A8 P32A28
B13	X1D15	P4C1 P8B1 P16A9 P32A29
B14	CLK	MAIN SYSTEM CLOCK
B15	X1D22	P1G0
B16	GND	POWER SUPPLY GROUND
B17	X1D16	P4D0 P8B2 P16A10
B18	X1D17	P4D1 P8B3 P16A11



PCIE A (BOT)	SIGNAL	FUNCTION
A1	MSEL	XYSY MSEL SIGNAL
A2	5V	POWER SUPPLY 5V
A3	TMS	XSYS TMS SIGNAL
A4	TDO	XSYS TDO SIGNAL
A5	PRSNT	SYSTEM PRESENT SIGNAL (ACTIVE LOW)
A6	X1D8	P4A2 P8A6 P16A6 P32A26
A7	X1D9	P4A3 P8A7 P16A7 P32A27
A8	X1D1	P1B0
<b>A</b> 9	X1D6	P4B2 P8A4 P16A4 P32A24
A10	GND	POWER SUPPLY GROUND
A11	X1D7	P4B3 P8A5 P16A5 P32A25
KEY	KEY	MECHANICAL KEY
A12	X1D20	P4C2 P8B6 P16A14 P32A30
A13	X1D21	P4C3 P8B7 P16A15 P32A31
A14	GND	POWER SUPPLY GROUND
A15	X1D13	P1F0
A16	$RST_N$	SYSTEM RESET (ACTIVE LOW)
A17	X1D18	P4D2 P8B4 P16A12
A18	X1D19	P4D3 P8B5 P16A13



2.10.3 TRIANGLE

PCIE B (TOP)	SIGNAL	FUNCTION
B1	NC	NOT CONNECTED
B2	X0D0	P1A0
В3	GND	POWER SUPPLY GROUND
B4	X0D11	P1 D0
B5	3V3	POWER SUPPLY 3.3V
B6	X0D26	P4E0 P8C0 P16B0
B7	X0D27	P4E1 P8C1 P16B1
B8	GND	POWER SUPPLY GROUND
В9	X0D28	P4F0 P8C2 P16B2
B10	X0D34	P1K0
B11	X0D29	P4F1 P8C3 P16B3
KEY	KEY	MECHANICAL KEY
B12	X0D36	P1M0 P8D0 P16B8
B13	X0D37	P1N0 P8D1 P16B9
B14	CLK	MAIN SYSTEM CLOCK
B15	X0D24	P110
B16	GND	POWER SUPPLY GROUND
B17	X0D38	P1O0 P8D2 P16B10
B18	X0D39	P1P0 P8D3 P16B11



PCIE A (BOT)	SIGNAL	FUNCTION
A1	NC	NOT CONNECTED
A2	5V	POWER SUPPLY 5V
A3	X0D12	P1E0
A4	X0D23	P1H0
A5	GND	POWER SUPPLY GROUND
A6	X0D32	P4E2 P8C6 P16B6
A7	X0D33	P4E3 P8C7 P16B7
A8	X0D25	P1J0
A9	X0D30	P4F2 P8C4 P16B4
A10	GND	POWER SUPPLY GROUND
A11	X0D31	P4F3 P8C5 P16B5
KEY	KEY	MECHANICAL KEY
A12	X0D42	P8D6 P16B14
A13	X0D43	P8D7 P16B15
A14	GND	POWER SUPPLY GROUND
A15	X0D35	P1L0
A16	$RST_N$	SYSTEM RESET (ACTIVE LOW)
A17	X0D40	P8D4 P16B12
A18	X0D41	P8D5 P16B13



2.10.4 CIRCLE

PCIE B (TOP)	SIGNAL	FUNCTION
B1	NC	NOT CONNECTED
B2	X1D0	P1A0
В3	GND	POWER SUPPLY GROUND
B4	X1D11	P1D0
B5	3V3	POWER SUPPLY 3.3V
В6	X1D26	P4E0 P8C0 P16B0
B7	X1D27	P4E1 P8C1 P16B1
B8	GND	POWER SUPPLY GROUND
В9	X1D28	P4F0 P8C2 P16B2
B10	X1D34	P1K0
B11	X1D29	P4F1 P8C3 P16B3
KEY	KEY	MECHANICAL KEY
B12	X1D36	P1M0 P8D0 P16B8
B13	X1D37	P1N0 P8D1 P16B9
B14	CLK	MAIN SYSTEM CLOCK
B15	X1D24	P110
B16	GND	POWER SUPPLY GROUND
B17	X1D38	P1O0 P8D2 P16B10
B18	X1D39	P1P0 P8D3 P16B11



PCIE A (BOT)	SIGNAL	FUNCTION
A1	NC	NOT CONNECTED
A2	5V	POWER SUPPLY 5V
A3	X1D12	P1E0
A4	X1D23	P1H0
A5	GND	POWER SUPPLY GROUND
A6	X1D32	P4E2 P8C6 P16B6
A7	X1D33	P4E3 P8C7 P16B7
A8	X1D25	P1J0
A9	X1D30	P4F2 P8C4 P16B4
A10	GND	POWER SUPPLY GROUND
A11	X1D31	P4F3 P8C5 P16B5
KEY	KEY	MECHANICAL KEY
A12	NC	NOT CONNECTED
A13	NC	NOT CONNECTED
A14	GND	POWER SUPPLY GROUND
A15	X1D35	P1L0
A16	$RST_N$	SYSTEM RESET (ACTIVE LOW)
A17	NC	NOT CONNECTED
A18	NC	NOT CONNECTED



2.10.5 CHAIN

PCIE B (TOP)	SIGNAL	FUNCTION
B1	DEBUG	XSYS DEBUG SINGAL
B2	TCK	XSYS TCK SIGNAL
В3	GND	POWER SUPPLY GROUND
B4	TDO	XSYS TDO SIGNAL
B5	PRSNT	CHAIN PRESENT SIGNAL
В6	X0D9	XLA4o XLA5b
B7	X0D8	XLA2i XLA5b
B8	GND	POWER SUPPLY GROUND
B9	X0D7	XLA1i XLA2b XLA5b
B10	X0D1	XLA4o XLA5b
B11	X0D6	XLA0i XLA2b XLA5b
KEY	KEY	MECHANICAL KEY
B12	X0D21	XLB0i XLB2b XLB5b
B13	X0D20	XLB2i XLB5b
B14	CLK	MAIN SYSTEM CLOCK
B15	X0D13	XLB4o XLB5b
B16	GND	POWER SUPPLY GROUND
B17	X0D19	XLB1i XLB2b XLB5b
B18	X0D18	XLB0i XLB2b XLB5b

PCIE A (BOT)	SIGNAL	FUNCTION
A1	MSEL	XSYS MSEL SIGNAL
A2	NC	NOT CONNECTED
A3	TMS	XSYS TMS SIGNAL
A4	TDI	XSYS TDI SIGNAL
A5	GND	POWER SUPPLY GROUND
A6	X0D3	XLA2o XLA5b
A7	X0D2	XLA3o XLA5b
A8	X0D10	XLA4i XLA5b
<b>A</b> 9	X0D5	XLA0o XLA2b XLA5b
A10	GND	POWER SUPPLY GROUND
A11	X0D4	XLA1o XLA2b XLA5b
KEY	KEY	MECHANICAL KEY
A12	X0D15	XLB2o XLB5b
A13	X0D14	XLB3o XLB5b
A14	GND	POWER SUPPLY GROUND
A15	X0D22	XLB4i XLB5b
A16	RST_N	SYSTEM RESET (ACTIVE LOW)
A17	X0D17	XLBOo XLB2b XLB5b
A18	X0D16	XLB1o XLB2b XLB5b

#### 2.10.6 System services slot signals

On all slots, TDO is always out of the sliceKIT core board, TDI is always in to the core board.

MSEL, TCK, TMS, RST\_N are all inputs to the core board from the Chain connector and outputs from the core board on the Square slot.

DEBUG is bidirectional.

PRSNT is used on the Chain connector to detect it is plugged into the Square slot of another core board. This signal is used to switch JTAG and CLK sources. Similarly, PRSNT\_N is used on the Star slot to detect another core board is connected. This signal is used to switch the JTAG chain signals.

CLK and RST\_N are inputs to the core board from the Chain connector and output from all slots.



sliceKIT sliceCARDs are used to implement peripheral circuitry as part of the sliceKIT platform.

Existing sliceCARDs may connect to some or all of the Star, Triangle, Square and Circle slots. Their compatibility with each slot is indicated by the range of symbols printed on the sliceCARD silkscreen. A sliceCARD with all four symbols is compatible with all slots, a subset of symbols indicates that some slots don't have sufficient I/O or suitable I/O resources to work with that sliceCARD.

Star and Square sliceCARDs have 20 xCORE I/Os including four 1-bit ports.

Triangle sliceCARDs have 24 xCORE I/Os including twelve 1-bit ports.

Circle sliceCARDs have 20 xCORE I/Os including twelve 1-bit ports.

A double sliceCARD is a board with two sliceCARD finger connectors and connects to all of the I/Os on one Tile (e.g. to Star + Triangle or to Circle + Square.)



Note that sliceCARDs compatible with a given slot may still have restrictions when used in that slot (typically less common or popular functionality may be disabled). Check the sliceCARD documents for details.



# 4 Designing a sliceCARD

#### IN THIS CHAPTER

- Power
- ▶ Signal I/O
- ▶ sliceCARD form factors
- ▶ Connector pinouts

#### 4.1 Power

sliceCARDs have two power supplies available to them, 5V and 3V3. The 5V supply can range from 4.75V to 5.25V (5%) at a current of up to 0.25A per slice. The 3V3 supply can range from 3.13V to 3.47V (5%) at a current of up to 0.25A per slice.

# 4.2 Signal I/O

A single sliceCARD connector has 36 contacts. The four types of slice have a number of common pins which are described below.

- ► GND: Power supply ground.
- ▶ 5V: 5V power supply input.
- ▶ 3V3: 3.3V power supply input.
- NC: Not connected.
- ► CLK: System clock input, 25MHz.
- ▶ RST\_N: System reset input, active low. Push-pull drive.

The other available pins are connected to xCORE processor I/Os as shown in the pinout tables.

sliceCARDs can take their power from either 5V or 3V3 or both, but they should draw no more than 250mA from each supply.

At system power-on, the 5V supply will power up first, followed by the 3V3 supply. The system reset signal will de-assert a short time after this.

Due to the constraints on the sliceKIT core board, there are some ports on the sliceCARDs which should be used in preference to others. These constraints are as follows:

▶ X0D4-7 can be selected for use as the xSCOPE xCONNECT Link



- ▶ X1D40-43 are not available on the L16 device
- X0D0,1,10,11 could be used for SPI boot on a master core board. These pins will be hi-z when booting and can be transferred to the xCORE I/O signals when boot is complete.

For sliceCARDs intended for use in the Star slot, P4B should be avoided with the knowledge that using it means xSCOPE cannot be used if the sliceCARD is plugged into the Star slot

#### 4.3 sliceCARD form factors


The sliceCARDs use a standard PCle x1 edge finger to connect to the sliceKIT core board. Because of this, all sliceCARD PCBs must be 1.6mm thick.

There is no hard specification as to the length of sliceCARDs as this poses no mechanical clashing hazard, however to avoid clashing with other sliceCARDs or the power input connector, sliceCARDs should be limited to 40mm wide.

Four mounting holes are specified in the corners of the slice for mechanical stability. These should be used with 6mm standoffs, example part Toby Electronics DCB-6.

An optional retention hole is specified for use in securing the sliceCARD to the sliceKIT core board. This is useful to ensure the sliceCARDs is not accidentally unplugged when using the system. Typical usage uses a 2.54mm cable tie between this hole and the associated hole in the sliceKIT core board ensuring the sliceCARD cannot be unplugged.





Note that for quick, low cost boards using low cost PCB manufacturing, the chamfer is not required and can be generated by hand using a file or similar.

# 4.4 Connector pinouts

The pinouts of the four types of sliceCARD are shown below. To cross reference pin numbers (e.g. X0D1) to port names, see here (see §2.9):



4.4.1 STAR

PIN	SIDE B (top)	SIDE A (bottom)
1	NC	NC
2	NC	5V
3	GND	NC
4	NC	NC
5	3V3	GND
6	X0D2	X0D8
7	X0D3	X0D9
8	GND	X0D1
9	X0D4	X0D6
10	X0D10	GND
11	X0D3	X0D7
MEC	HANICAL KEY	
12	X0D14	X0D20
13	X0D15	X0D21
14	CLK	GND
15	X0D22	X0D13
16	GND	RST_N
17	X0D16	X0D18
18	X0D17	X0D19

4.4.2 SQUARE

PIN	SIDE P (top)	SIDE A (hottom)
PIN	SIDE B (top)	SIDE A (bottom)
1	DEBUG	MSEL
2	TCK	5V
3	GND	TMS
4	TDI	TDO
5	3V3	PRSNT
6	X1D2	X1D8
7	X1D3	X1D9
8	GND	X1D1
9	X1D4	X1D6
10	X1D10	GND
11	X1D3	X1D7
MEC	HANICAL KEY	
12	X1D14	X1D20
13	X1D15	X1D21
14	CLK	GND
15	X1D22	X1D13
16	GND	RST_N
17	X1D16	X1D18
18	X1D17	X1D19

### 4.4.3 TRIANGLE

PIN	SIDE B (top)	SIDE A (bottom)
1	NC	NC
2	X0D0	5V
3	GND	X0D12
4	X0D11	X0D23
5	3V3	GND
6	X0D26	X0D32
7	X0D27	X0D33
8	GND	X0D25
9	X0D28	X0D30
10	X0D34	GND
11	X0D29	X0D31
MEC	HANICAL KEY	
12	X0D36	X0D42
13	X0D37	X0D43
14	CLK	GND
15	X0D24	X0D35
16	GND	RST_N
17	X0D38	X0D40
18	X0D39	X0D41

**4.4.4 CIRCLE** 

PIN	SIDE B (top)	SIDE A (bottom)
1	NC	NC
2	X1D0	5V
3	GND	X1D12
4	X1D11	X1D23
5	3V3	GND
6	X1D26	X1D32
7	X1D27	X1D33
8	GND	X1D25
9	X1D28	X1D30
10	X1D34	GND
11	X1D29	X1D31
MEC	HANICAL KEY	
12	X1D36	NC
13	X1D37	NC
14	CLK	GND
15	X1D24	X1D35
16	GND	RST_N
17	X1D38	NC
18	X1D39	NC



Copyright © 2013, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of Xmos Ltd. in the United Kingdom and other countries, and may not be used without written permission. All other trademarks are property of their respective owners. Where those designations appear in this book, and XMOS was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.