On XS1 devices, pins are used to interface with external components via ports and to construct links to other devices over which channels are established. The ports are multiplexed, allowing the pins to be configured for use by ports of different widths. Figure 1 gives the XS1 port-to-pin mapping, which is interpreted as follows:

- The name of each pin is given in the format XnDpq where n is a valid xCORE Tile number for the device and pq exists in the table. The physical position of the pin depends on the packaging and is given in the device datasheet.
- Each link is identified by a letter A-D. The wires of a link are identified by means of a superscripted digit 0-4.
- Each port is identified by its width (the first number 1, 4, 8, 16 or 32) and a letter that distinguishes multiple ports of the same width (A-P). These names correspond to port identifiers in the header file <xs1.h> (for example port 1A corresponds to the identifier XS1_PORT_1A). The individual bits of the port are identified by means of a superscripted digit 0-31.
- The table is divided into six rows (or *banks*). The first four banks provide a selection of 1, 4 and 8-bit ports, with the last two banks enabling the single 32-bit port. Different packaging options may export different numbers of banks; the 16-bit and 32-bit ports are not available on small devices.

The ports used by a program are determined by the set of XC port declarations. For example, the declaration

on tile [0] : in port p = XS1_PORT_1A

uses the 1-bit port 1A on xCORE Tile 0, which is connected to pin X0D00.

Usually the designer should ensure that there is no overlap between the pins of the declared ports, but the precedence has been designed so that, if required, portions of the wider ports can be used when overlapping narrower ports are used. The ports to the left of the table have precedence over ports to the right. If two ports are declared that share the same pin, the narrower port takes priority. For example:

on tile[2] : out port p1 = XS1_PORT_32A; on tile[2] : out port p2 = XS1_PORT_8B; on tile[2] : out port p3 = XS1 PORT 4C:

In this example:

- ▶ I/O on port p1 uses pins X2D02 to X2D09 and X2D49 to X2D70.
- I/O on port p2 uses pins X2D16 to X2D19; inputting from p2 results in undefined values in bits 0, 1, 6 and 7.
- ▶ I/O on port p3 uses pins X2D14, X2D15, X2D20 and X2D21; inputting from p1 results in undefined values in bits 28-31, and when outputting these bits are not driven.

-XMOS

Publication Date: 2013/11/11 XMOS © 2013, All Rights Reserved

rigure	I: Availab	ne ports a	and links to	r each pir	1	
	← highest		Precedence		lowest ⇒	
Pin	link	1-bit ports	4-bit ports	8-bit ports	16-bit ports	32-bit port
XnD00		1A				
XnD01	A^4 out	1 <i>B</i>				
XnD02	A^3 out		$_{4A^{0}}$	$8A^{0}$	$16A^{0}$	$32A^{20}$
XnD03	A^2 out		$4A^{1}$	8A ¹	$16A^{1}$	$32A^{21}$
XnD04	A^1 out		480	842	16.42	32 4 2 2
XnD05			4B1	843	1643	32 4 2 3
XIID05	40 im		4p2	0A	16A	22 4 24
XIID00	A° m		45-	6A -	16A-	52A
XnD07	A ¹ in		485	8A ⁵	16A ⁵	32A25
XnD08	A ² in		444	8A0	16A ⁰	32A20
XnD09	A^{3} in		$4A^3$	8A'	16A'	32A27
XnD10	A^4 in	1 <i>C</i>				
XnD11		1D				
XnD12		1E				
XnD13	B^4 out	1F				
XnD14	B^3 out		$4C^{0}$	8B ⁰	$16A^{8}$	$32A^{28}$
XnD15	B^2 out		$4C^{1}$	$8B^{1}$	$16A^{9}$	$32A^{29}$
XnD16	B^1 out		$4D^{0}$	8B ²	$16A^{10}$	
XnD17	B ⁰ out		$4D^{1}$	8B ³	$16A^{11}$	
XnD18	R^{0} in		4D ²	8R4	16/12	
YnD10	R1 in		403	8R2	16,113	
V=D30	D 101 D2 im		4D~	о <i>в~</i> 9 рб	10A-5	22,430
XnD20	<i>в</i> - in n3 :		40-	880	16414	32A50
XnD21	B^{3} in		405	8 <i>B</i> '	16A ¹³	32A51
XnD22	B ⁺⁺ in	1G				
XnD23		1H				
XnD24		11				
XnD25		1J	0	0	0	
XnD26			$4E^{0}$	$8C^0$	$16B^{0}$	
XnD27			$4E^{1}$	$8C^{1}$	$16B^{1}$	
XnD28			$4F^0$	$8C^{2}$	$16B^{2}$	
XnD29			$4F^1$	8C ³	$16B^{3}$	
XnD30			$4F^2$	$8C^4$	$16B^{4}$	
XnD31			4F ³	8C ⁵	16R ⁵	
VnD22			452	8C6	1600	
XIID32			412	8C ⁷	108	
XnD33		1.12	460	80.	168.	
XnD34		16				
XND35		112		0.70		
XnD36		1M		8D ⁰	1680	
XnD37		1N		8D1	16B ⁹	
XnD38		10		$8D^2$	$16B^{10}$	
XnD39		1P		$8D^{3}$	$16B^{11}$	
XnD40				$8D^{4}$	$16B^{12}$	
XnD41				8D ⁵	$16B^{13}$	
XnD42				8D ⁶	$16B^{14}$	
XnD43				8D ⁷	$16R^{15}$	
YnD40	C^4 out			012	100	3240
XIID49 VpD50						52A°
XND50	C ^o out					32A1
XnD51	C ² out					32A ²
XnD52	C ¹ out					32A ³
XnD53	C^0 out					$32A^{4}$
XnD54	C^0 in					$32A^{5}$
XnD55	C^1 in					$32A^{6}$
XnD56	C^2 in					32A ⁷
XnD57	C^3 in					32A ⁸
XnD58	C^4 in					3249
XnD61	D ⁴ out					32 10
VEDED	D ³ out					32A 10
	D ² out					32A*1
XnD63	D ⁻ out					32A12
XnD64	D ¹ out					32A13
XnD65	D^{U} out					$32A^{14}$
XnD66	D^{U} in					$32A^{15}$
XnD67	D^1 in					$32A^{16}$
XnD68	D^2 in					$32A^{17}$
XnD69	D^3 in					$32A^{18}$
XnD70	D^4 in					$32A^{19}$

Figure 1: Available ports and links for each pin



Copyright © 2013, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.