


LC1
1 2 3 4
LYR_CHK_4_PLN







Project Name
XA-SK-GBE

Size A4	Sheet Name Top Level.SchDoc	Rev 1V0
Date 12/10/2016	Sheet 1 of 2	



PHYAD[2:0] = 0b011 => SMI ADDRESS[4:0] = 0b00011 - 0x03
 MODE[3:0] = 0b1111 => ALL CAPABILITIES ADVERTISED (10/100/1000 SPEED HALF-/FULL-DUPLEX)
 CLK125_EN = 0 => 125MHz OUTPUT CLOCK DISABLED
 LED_MODE = 1 => SINGLE LED MODE



Project Name XA-SK-GBE		
Size A3	Sheet Name GigEthernet.SchDoc	Rev 1V0
Date 12/10/2016	Sheet 2 of 2	