

XU316-1024-FB265 Datasheet

Publication Date: 2020/8/27 Document Number: XM014035A



Table of Contents

1	xCORE Multicore Microcontrollers
2	XU316-1024-FB265 Features
3	Pin Configuration
4	Signal Description and GPIO
5	Example Application Diagram
6	Product Overview
7	Oscillator, Clocks, and PLLs
8	Reset logic
9	Reset logic
10	Memory
11	USB PHY
12	MIPI PHY
13	JTAG 29
14	Board Integration 30 Electrical Characteristics 35 Package Information 4
15	Electrical Characteristics
16	Package Information
17	Ordering Information
Appe	endices
Α	Configuration of the XU316-1024-FB265
В	Processor Status Configuration
С	Tile Configuration
D	Configuration of the XU316-1024-FB265 Processor Status Configuration Tile Configuration Node Configuration Resources and their configuration JTAG, xSCOPE and Debugging Schematics Design Check List PCB Layout Design Check List Associated Design Documentation Related Documentation
Е	Resources and their configuration
F	JTAG, xSCOPE and Debugging
G	Schematics Design Check List
Н	PCB Layout Design Check List
1	Associated Design Documentation
J	Related Documentation
K	Revision History

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or ficensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.



1 xCORE Multicore Microcontrollers

The xcore.ai series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic when executing from internal memory, you can write software to implement functions that traditionally require dedicated hardware.




Figure 1: XU316-1024-FB265 block diagram

Key features of the XU316-1024-FB265 include:

- ▶ Tiles: Devices consist of one or more CORE tiles. Each tile contains between five and eight 32-bit xCOREs with highly integrated I/O and on-chip memory.
- ▶ Logical cores Each logical core can execute tasks such as computational code, DSP code, Floating point operations, vector operations, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 6.1
- ▶ xTIME scheduler The XTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 6.2
- **Channels and channel ends** Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 6.5
- xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 6.6



- ▶ Ports The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 6.3
- ► Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 6.4
- Memory Each xCORE Tile integrates a bank of SRAM for instructions and data and a block of one-time programmable (OTP) memory that can be configured for system wide security features. A memory buffer can be used to interface to an optional external LPDDR memory, or to implement software defined memory. Section 19
- ▶ Dual PLL One PLL is used to create a high-speed processor clock given a low speed external oscillator. A secondary PLL is for user application. Section
- ▶ USB The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. Data is communicated through ports on the digital node. A library is provided to implement USB device functionality. Section 11
- ▶ MIPI The MIPI D-PHY receiver provides a hispeed communication link to single or dual lane MIPI devices. Section 12
- ▶ JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 13

11 Software

Devices are programmed using C, C++ or xC (C) with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Voice, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos com/dow loads. Information on using the tools is provided in the xTIMEcomposer User Guide, X3700.



2 XU316-1024-FB265 Features

► Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- 16 real-time logical cores on 2 xCORE tiles
- Cores share up to 1400 MIPS
 - Up to 2800 MIPS in dual issue mode
 - Up to 1400 MFLOPS
- · Each logical core has:
 - Guaranteed throughput of between 1/5 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 229 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32→64-bit MAC instructions for DSP, arithmetic and cryptographic functions
- · Vector unit, capable of:
 - up to eight word, 16 half-word, or 32 byte multiply-adds.
 - quad complex multiply, or 256 bit-wide multiply-adds.

▶ USB PHY, fully compliant with USB 2.0 specification

- ▶ MIPI receiver, up to two lanes, up to 1.5 Gbit/s
- ► Application PLL with fractional control

► Programmable I/O

- 128 general-purpose I/O pins, configurable as input or output
 - Up to 32 x 1bit port, 12 x 4bit port, 8 x 8bit port, 4x 6bit port, 2 x 32bit port
 - 8 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends (32 per tile) for communication with other cores, on or off-chip
- 1.8V/3.3V IO with programmable drive strength

Memory

- 1MB internal single-cycle SRAM (512KB per tile) for code and data storage
- 8KB internal OTP (shared between tiles or split providing 4KB per tile) for application boot code

▶ Hardware resources

- 12 clock blocks (6 per tile)
- 20 timers (10 per tile)
- 8 locks (4 per tile)

► JTAG Module for On-Chip Debus

▶ Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range

0 °C to 70 °C

▶ Speed Grade


14: 1400 MIPS

Power Consumption

- 300 mA (typical)
- ▶ 265-pin FBGA package 0.8 mm pitch



3 Pin Configuration



Any pin marked NC should not be connected to any net.



4 Signal Description and GPIO

This section lists the signals and I/O pins available on the XU316-1024-FB265. The device provides a combination of 1bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

- ▶ PD/PU: The IO pin has a weak pull-down or pull-up resistor.
- ▶ ST: The IO pin has a Schmitt Trigger on its input.
- ▶ IOL, IOB, IOR, IOT: The IO pin is powered from VDDIOL, VDDIOB18, VDBIOR, and VDDIOT respectively.

Note that all GPIO have optional pull-down, pull-up, and Schmitt triggers. The GPIO functions are as follows:

- \blacktriangleright XL $i_{in/out}^n$: this pin can be used for xlink i wire n, input or output.
- $\triangleright NX^m$: this pin can be used by bit m of N bit port X
- Any other signal name refers to how this pin can be used for the LPDDR interface

Power pins (12)						
Signal	Function	Туре	Properties			
MIPI_VDD09	MIPI Analog power	PWR				
MIPI_VDD18	MIPI Analog power	PWR				
OTP_VCC	OTP power supply	PWR				
PLL_AVDD	Analog power for PLL	PWR				
PLL_AVDD2	Analog power for secondary PLL	PWR				
USB_VDD18	USB Analog power	PWR				
USB_VDD33	USB Analog power	PWR				
VDD (Digital tile power	PWR				
VDDIOB18	Digital I/O power (bottom)	PWR				
VDDIOL	Digital YQ power (left)	PWR				
VDDIOR	Digital I/O power (right)	PWR				
VDDIOT	Digital (O power (top)	PWR				

	I/O pins (128)		
Signal	Function	Туре	Properties
XeDeo	XL4 ³ 1A ⁰	1/0	IOL
X0D01	1B ⁰	1/0	IOL
X0D02	XL7 ⁰ _{in} 4A ⁰ 8A ⁰ 16A ⁰ 32A ²⁰	1/0	IOB
X0D03	XL7 ⁰ _{out} 4A ¹ 8A ¹ 16A ¹ 32A ²¹	1/0	IOB
X0D04	4B ⁰ 8A ² 16A ² 32A ²²	1/0	IOL



Signal	Function					Туре	Properties
X0D05		4B ¹	8A ³	16A ³	32A ²³	1/0	IOL
X0D06		4B ²	8A ⁴	16A ⁴	32A ²⁴	1/0	IOL
X0D07		4B ³	8A ⁵	16A ⁵	32A ²⁵	1/0	IOL
X0D08	XL7 ¹ out	4A ²	8A ⁶	16A ⁶	32A ²⁶	1/0	IOB
X0D09	XL7 ² _{out}	4A ³	8A ⁷	16A ⁷	32A ²⁷	1/0	IOB
X0D10	XL4 ⁴ 10) ⁰				1/0	TOT
X0D11	XL4 ² 10)0				1/9/	101
X0D12	XL7 ⁴ 1E	0				Va	108
X0D13	XL7 ³ 1F	0				1/0	ĮОВ
X0D14	XL4 ¹ _{in}	4C ⁰	8B ⁰	16A ⁸	32A ²⁸		101
X0D15	XL4 ⁰ _{in}	4C ¹	8B ¹	16A ⁹	32A ²⁹	140	IOL
X0D16	XL4 ⁰ _{out}	4D ⁰	8B ²	16A ¹⁰		1/0//	IOL
X0D17	XL4 ¹ _{out}	4D ¹	8B ³	16A ¹¹		VØ	IOL
X0D18	XL4 ² _{out}	4D ²	8B ⁴	16A ¹²		1/0	IOL
X0D19	XL4 ³ _{out}	4D ³	8B ⁵	16A ¹³		140	IOL
X0D20	XL4 ⁴ _{out}	4C ²	8B ⁶	16A ¹⁴	32A ³⁰	1/0	IOL
X0D21	XL5 ⁴ _{in}	4C ³	8B ⁷	16A ⁴⁵	32A ³¹	1/0	IOL
X0D22	XL7 ² 10	90		_		1/0	IOB
X0D23	XL7 ¹ 1F	40	(A		1/0	IOB
X0D24	XL3 ⁴ 11	0		11		1/0	IOR
X0D25	XL3 ³ 1c	0 ~				1/0	IOR
X0D26	XL3 ² _{in}	4E0	860	16B ⁰		1/0	IOR
X0D27	XL3 ¹ _{in}	4E ¹	861	16B ¹		1/0	IOR
X0D28	XL3 ⁰ _{in}	4F8	8C ²	16B2	,	1/0	IOR
X0D29	XL3 _{out}	4F ¹	863	16B ³		1/0	IOR
X0D30	DQ4	4F ²	8C ⁴	16B ⁴		1/0	IOT
X0D31	DQ3	4F ³	805/	16B ⁵		1/0	IOT
X0D32	DQ2	4E ²	8C6	16B ⁶		1/0	IOT
X0D33	DQ1/>	4E ³ /	8C ⁷	16B ⁷		1/0	IOT
X0D34	DOØ 1k	(⁰ />				1/0	IOT
X0D35	XL30st 1L	//				1/0	IOR
X0D36	XL3 ²	1 0	8D ⁰	16B ⁸		1/0	IOR
X0D37	XL3 ³ 1N	10	8D ¹	16B ⁹		1/0	IOR
X0D38	XL3 _{out} 10)0	8D ²	16B ¹⁰		1/0	IOR
X0D39	A13 1F	0.0	8D3	16B ¹¹		1/0	IOT
X0D40	A12		8D ⁴	16B ¹²		1/0	IOT
X0D47	A11		8D ⁵	16B ¹³		1/0	IOT
X0D42	A10		8D ⁶	16B ¹⁴		1/0	IOT
X0D43	A9		8D ⁷	16B ¹⁵		1/0	IOT
X0D49	A7				32A ⁰	1/0	IOT
X0D50	A6				32A ¹	1/0	IOT
X0D51	A5				32A ²	1/0	IOT
X0D52	A4				32A ³	1/0	IOT



Signal	Function						Туре	Properties
X0D53	А3				32A ⁴		1/0	IOT
X0D54	A2				32A ⁵		I/O	IOT
X0D55	A1				32A ⁶		I/O	IOT
X0D56	A0				32A ⁷		I/O	IOT
X0D57	CLK_N				32A ⁸		I/O	IOT
X0D58	CLK				32A ⁹		1/0	701
X0D61	CKE				32A ¹⁰		1/0	101
X0D62	CS_N				32A ¹¹		NO	101
X0D63	BA1				32A ¹²		1/0	õOT
X0D64	BA0				32A ¹³	~	1/0	101
X0D65	WE_N				32A ¹⁴	1	1/0_	10T
X0D66	CAS_N				32A ¹⁵		1/0//	IOT
X0D67	RAS_N				32A ¹⁶		VØ	IOT
X0D68	UDM				32A ¹⁷		I/Q	IOT
X0D69	UDQS				32A ¹⁸		KO	IOT
X0D70	DQ8				32A ¹⁹		1/6	IOT
X1D00	XL6 _{out}	1A ⁰					I/O	IOL
X1D01		1B ⁰		_			I/O	IOL
X1D02	XL5 ³ _{out}	4A ⁰	8A ⁰	MAR	32A ²⁸		1/0	IOL
X1D03	XL5 ⁴ _{out}	4A ¹	8A ¹	16A ¹	32A ²¹		I/O	IOL
X1D04	XL6 ⁴ _{in}	4B ⁰	8A ²	16A ²	32A ²⁸		I/O	IOL
X1D05	XL6 ³ _{in}	48 ¹	8A3	16A ³	32A ²³		I/O	IOL
X1D06	XL6 ² _{in}	4B ²	8A4	16A ⁴	32A ²⁴		I/O	IOL
X1D07	XL6 ¹ _{in}	4B3	8A ⁵	16A5	, 32A ²⁵		I/O	IOL
X1D08	XL6 ⁰	4A ²		16A ⁶	32A ²⁶		1/0	IOL
X1D09	XL6 ² _{out}	4A ³	8A ⁷	16A ⁷	32A ²⁷		I/O	IOL
X1D10		IC ₀		>			I/O	IOL
X1D11		ide					I/O	IOL
X1D12		IE ⁰					I/O	IOB
X1D13	XL0 ⁴	IF ⁰					I/O	IOR
X1D14	XLO3	4C ⁰	8B ⁰	16A ⁸	32A ²⁸		I/O	IOR
X1D15	XL0 ²	4C ¹		16A ⁹	32A ²⁹		I/O	IOR
X1D16	XLQ ¹	4D ⁰	8B ²	16A ¹⁰			I/O	IOR
X1D17	XL0in	4D ¹		16A ¹¹			I/O	IOR
X1D18	XL0 _{out}	4D ²		16A ¹²			I/O	IOR
X1D19	XL0 ¹ _{out}	4D ³		16A ¹³			I/O	IOR
X1D20	XL0 ² _{out}	4C ²		16A ¹⁴	32A ³⁰		1/0	IOR
X1D21	XL0 ³ out	4C ³		16A ¹⁵			1/0	IOR
X1022		1G ⁰					1/0	IOR
X1D23	out	1H ⁰					1/0	IOB
X1D24		110					1/0	IOT
X1D25		1J ⁰					1/0	IOT
X1D26	DQ11		8C ⁰	16B ⁰			1/0	IOT



Signal	Function						Туре	Properties
X1D27	DQ12		4E ¹	8C ¹	16B ¹		1/0	IOT
X1D28	DQ13		4F ⁰	8C ²	16B ²		1/0	IOT
X1D29	DQ14		4F ¹	8C3	16B ³		I/O	IOT
X1D30	DQ15		4F ²	8C ⁴	16B ⁴		1/0	IOT
X1D31	LDM		4F ³	8C ⁵	16B ⁵		1/0	IOT
X1D32	LDQS		4E ²	8C ⁶	16B ⁶		1/0	101
X1D33	DQ7		4E ³	8C ⁷	16B ⁷		1/9	10]
X1D34	DQ6	1K ⁰					NO	107
X1D35	DQ5	1L ⁰					1/0	V OT
X1D36	XL5 ³	1M ⁰		8D ⁰	16B ⁸		1/0	101
X1D37	XL5 ²	1N ⁰		8D ¹	16B ⁹		140	10L
X1D38	XL5 ¹	10 ⁰		8D ²	16B ¹⁰		1/0	IOL
X1D39	XL5 ⁰	1P ⁰		8D3	16B ¹¹		VØ	IOL
X1D40	XL5 _{out}			8D ⁴	16B ¹²		1/0	IOL
X1D41	XL5 ¹			8D ⁵	16B ¹³		140	IOL
X1D42	XL5 ² out			8D ⁶	16B ¹⁴		1/6	IOL
X1D43	A8			8D ⁷	16E ⁴⁵		1/0	IOT
X1D49	XL1 ⁴ _{in}					32A ^Q) I/O	IOR
X1D50	XL1 ³				AI	32A ¹	1/0	IOR
X1D51	XL1 ²				11	32A ²	1/0	IOR
X1D52	XL1 ¹					32A ³	1/0	IOR
X1D53	XL1 ⁰		1			32A4	1/0	IOR
X1D54	XL1 _{out}					32A ⁵	1/0	IOR
X1D55	XL1 ¹ out					, 32A ⁶	1/0	IOR
X1D56	XL1 ² _{out}					32A ⁷	1/0	IOR
X1D57	XL1 ³					32A ⁸	1/0	IOR
X1D58	XL1 ⁴ _{out}				>	32A ⁹	1/0	IOR
X1D61	XLZ4 in					32A ¹⁰	1/0	IOR
X1D62	XL2 ³		V			32A ¹¹	1/0	IOR
X1D63	XL2 ²		>			32A ¹²	1/0	IOR
X1D64	XL2in					32A ¹³	1/0	IOR
X1D65	XL2 ⁰	//				32A ¹⁴	1/0	IOR
X1D66	XL20	/				32A ¹⁵	1/0	IOR
X1D67	XL2 _{out}					32A ¹⁶	1/0	IOR
X1D68	XL2 _{out}					32A ¹⁷	1/0	IOR
XID69	XL2 ³ out					32A ¹⁸	1/0	IOR
X1D70	XL2 ⁴ _{out}					32A ¹⁹	1/0	IOR

	ground pins (5)		
Signal	Function	Туре	Properties
MIPI_GND09	MIPI Analog ground	GND	
PLL_AGND	Analog ground for PLL	GND	



Signal	Function	Туре	Properties
PLL_AGND2	Analog ground for secondary PLL	GND	
USB_GND18	USB Analog ground	GND	
VSS	Digital ground	GND	

	mipi pins	(6)
Signal	Function	Type Properties
MIPI_DN0	MIPI lane 0, negative	Input
MIPI_DN1	MIPI lane 1, negative	Input
MIPI_DN2	MIPI lane 2, negative	Input
MIPI_DP0	MIPI lane 0, positive	Input
MIPI_DP1	MIPI lane 1, positive	Input
MIPI_DP2	MIPI lane 2, positive	Input

poc pins (3)								
Signal	Function	Туре	Properties					
LV_L_N	Select low voltage VDDIOL, active low	Input	IOB, PU					
LV_R_N	Select low voltage VDDIOR, active low	Input	IOB, PU					
LV_T_N	Select low voltage VDDIOT, active low	Input	IOB, PU					

jtag pigs (7)						
Signal	Function	Туре	Properties			
POR_DISABLE	Disable on chip Power-On-Reset	Input	IOB, PD			
RST_N	Global reset input, active low	Input	IOB, PU, ST			
TCK	Test clock	Input	IOB, PD, ST			
TDI	Test data input	Input	IOB, PU			
TDO	Test data output	Output	IOB			
TMS	Test mode select	Input	IOB, PU			
TRST_N	Test reset input, active low	Input	IOB, PU, ST			

	System pins (1)		
8igns!	Function	Туре	Properties
DEBUGN	Multi-chip debug, active low	1/0	IOB, PU

		(3)	
Signal	Function	Туре	Properties
USB_DM	USB Data-	I/O	
USB_DP	USB Data+	I/O	



Signal	Function	Туре	Properties
USB_ID	USB Identification	Input	

	analog pins (2)	
Signal	Function	Type Properties
XIN	Crystal in or clock input	Input IOB
XOUT	Crystal out	Output IOB

The device has four IO power domains, three of which can be run from either 3.3V or 1.8V nominal supplies. Three pins, LV_L_N, LV_T_N, and LV_R_N specify which voltage is used on the left, top, and right power domains. These pins should be tied low to specify a domain uses a 1.8V nominal supply, and should be tied high overfit floating to specify the domain uses a 3.3V nominal supply. The table above states which GPIO pin is powered from which IO domain. Note that the bottom IO domain, which includes JTAG and the crystal oscillator, is always at 1.8V.

The GPIO pins have software programmable drive strengths, slew rate control, and schmitt trigger:

- ▶ When a port is used for output, the default drive settings for each IO pin are to drive at 4 mA nominally, with no slew rate control (fast edge). When a port is used as input, the default settings when you use a port as an input port is to not have a Schmitt-trigger, and not have a pull resistor. From software, the drive strength can be reduced to 2 mA in order to reduce EMI, or they can be driven at 8 or 12 mA in order to increase speed. The total current that can be supplied by each IO domain is limited and specified in Section 15
- ▶ When used as an input, IO pins can be programmed to have a Schmitt trigger enabled, and two programmable pull resistors can be set to either provide a weak pull-down, a weak pull-up, or a bas keep function where the current level is kept until it is changed by a strong low or a strong high. Pins that are not in use have a weak pull-down enabled to keep them in a defined state.
- The controls are set on a per-port basis by either using the API functions, or by setting six bits using the SETC instruction.



5 Example Application Diagram




Figure 2: Simplified Reference Schematic

- ▶ see Section 11 for details on the USB PHY
- ▶ see Section 12 for details on the MIPI D-PHY receiver
- ▶ see Section 14 for details on the power supplies and PCB design
- see Section for details on oscillator frequencies



6 Product Overview

6.1 Logical cores

Each tile has 8 active logical cores, which issue instructions down a shared five-stage pipeline. Instructions from the active cores are issued round-robin. If up to five logical cores are active, each core is allocated a fifth of the processing cycles. If more than five logical cores are active, each core is allocated at least V_n cycles (for a cores). Figure 3 shows the guaranteed core performance depending on the number of cores used.

Figure 3: Logical core performance

Spe	ed	active l	ogical cores:	1	2	3	4	5	8/	7	8
grad	de	MIPS	Frequency	N	1inimu	m issue	rate p	er logic	cal core	(MHz)	
14	1400	MIPS	700 MHz	140	140	140	140	140	116	100	87

When executing code from internal memory, there is no way that the performance of a logical core can be reduced below these predicted levels (unless priority threads are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture (nanual). Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than five logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed.

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

6.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specific time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

6.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XU316-1024-FB265, and the software running on it. A combination of 1bit, 4bit, 8bit, 16bit and 32bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle. xcore.ai IO pins can be used as open drain






Figure 4: Port block diagram

outputs, where signals are driven low if a zero is output, but left high impedance if a one is output. This option is set on a per-port basis.

Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.

Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.

The ports and xCONNECT inks are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specific width, even if they share pins with another port.

6.4 Clook blooks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.

A clock plock can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xcore.ai clock blocks optionally divide the clock input from a 1-bit port.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.






Figure 5: Clock block diagram

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

6.5 Channels and Channel Ends.

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource or an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends

6.6 xCONNECT Switch and links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system,

The interconnect relies of a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meanes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between CORE Tiles, but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the xCONNECT Architecture guide.






Figure 6: Switch, links and channel ends

7 Oscillator, Clocks, and PLLs

The device executes using a clock that is stated up by two on-chip PLLs: a *core-PLL* that provides a clock for the digital logic, and a secondary fractional-N PLL for application use. Both PLLs are driven from an oscillator on the XIN and XOUT pins. If you use a crystal, you must use a 24 MHz crystal (± 500 ppm). Otherwise you can supply a clock between 8 and 30 MHz, with an accuracy governed by your application. Note that the USB PHY only supports limited frequencies, see Section 11.

The clock structure of the device is shown in Figure 7. The main purpose of the core PLL is to generate the clocks needed for the digital blocks of the device, including the two processing cores and the switch. The main purpose of the secondary PLL is to provide an application clock if required.

The blue frequencies are typical frequencies used in the device. The 100 MHz reference frequency can be used by software to time software and interfaces. The core and switch clocks can be clocked down as required to save power, independent of the reference clock. In very low power modes, both PLLs can be placed in a low-power mode, and the whole chip executed directly from the oscillator. In this case, the reference can no longer operate at 100 MHz. The green labels list the registers in appendices B, C, and D, that are used to control the clocks.

71 Core PLL

The core RLL creates a high-speed clock that is used for the switch, tile, and reference clock. The initial PLL multiplication value is shown in Figure 8:






Figure 7: Clock structure

Figure 8:
The initial PLL
multiplier
values

Oscillator	Tile Boot	PLL Ratio	PLL	settin	gs	Ī
Frequency	Frequency		OD	F	R	
8-30 MHz	133-500 MHz	16.667	2	99	0	

Figure 8 lists the oscillator frequency range, and the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

OD, F and R must be chosen so that $0 \le R \le 63$, $1 \le F \le 8191$, $0 \le OD \le 7$, and 360 MHz, F_{osc} , \times $\frac{1}{R+1} \le 1800 \text{MHz}$. The OD, F, and R values can be modified by writing to the digital node PLL configuration register, see Appendix D.5.

If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the xcore.ai Clock Frequency Control document, X14200.


7.2 Secondary PLL

The secondary PLL can be used for generating clocks inside the device, or to create an application clock out of the device. When used as an application clock, the output is routed to pin to pin X1D11 and port 1D on core 1 as is shown in Figure 9. The clock output



is divided down to between 171 Hz and 200 MHz. When enabled, tile 1 can input the clock on port 1D. If the clock is required on other tiles, then the clock should be routed to one-bit ports on those tiles over the PCB. An output divider (Appendix D.13) can be programmed in even steps.

Figure 9: Secondary PLL connectivity.



The secondary PLL is configured using the register documented in Appendix D.14. The output frequency of the secondary PLL is

$$F_{pll2} = F_{pll2in} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OR+1}$$

OD, F and R must be chosen so that $0 \le R \le 63$, $1 \le F \le 8191$, $0 \le OD \le 7$, and $360 \text{MHz} \le F_{pll2in} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1800 \text{MHz}$. A flag allows the user to choose between two input frequencies, F_{pll2in} can be set to either the oscillator (F_{osc}) or the output of the core PLL (F_{core}) .

The secondary PLL has an optional fractional divider (Appendix D.17). When enabled, the fractional divider will count a period of input clocks, and over part of this period it will cause the secondary PLL to use a divider F+1 rather than F. The period p and fraction f are set through the control register for the fractional divider, and will result in an output frequency:


$$F_{pll2} = F_{pll2in} \times F + \underbrace{\frac{f+1}{p+1}}_{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$


The use of fractional control adds flexibility to create arbitrary frequencies at the expense of extra jitter. The fractional divider only works for f < p. Further details on configuring the secondary PLL can be found in the xcore.aiClock Frequency Control document, $\times 14200$

7.3 Oscillator circuit

The device has an on-chip oscillator. To use this, you need to connect a crystal, two capacitors, and damping and feedback resistors to the device as shown in Figure 10. Instead of using a crystal, you can supply a 1V8 clock input on the XIN pin. The clock must be running when the chip gets out of reset.

Figure 10: Example circuits using a crystal (left), or external oscillator (right).







 R_f should be $1M\Omega$. Calculation of C_{l1} , C_{l2} and R_d are beyond the scope of this datasheet, and we recommend that you use a crystal with characteristics as specified in Table 11. These have an ESR of at most 60 Ohm, have a load capacitance of 12 pF, and all resonate at their fundamental frequency.

Name	Frequency	Load	max ESR	Power	R_d	C_{l1} , C_{l2}
Seiko Epson	FA-238 24.0000N	MD30X-V	V5			
	24 MHz	12 pF	60 R	10-200μW	680 R	22 pF
Multicomp N	MCSJK-7U-24.00-	12-10-60	-B-10			
	24 MHz	12 pF	60 R	$1-200\mu$ W	680 R	22 pF
IQD LFXTAL	032813			~		
	24 MHz	12 pF	40 R	< 500 pt W	680 R	22 pF
TKC 7M-24.0	000MAAE-T					
	24 MHz	12 pF	30 R <	1-500 AW	680 R	22 pF

Figure 11: Example crystals

7.4 Low power use

For systems that need to run in a low-power mode, the following sequence of operations can be taken:


- set the core clock divider to an appropriately high value. This will reduce performance and power
- set the PLL to a low frequency. This will reduce power consumption.
- provide a clock into the XIN pin instead of using the oscillator circuit.

The power consumption of the PLL and oscillator circuits are listed in Section 15.7. More details on power consumption are in an application note on xcore.ai Power Consumption Estimation, http://www.xmos.com/pub/shed/X014234X14234.

8 Reset logic

The device has an on-chip Power on-Reset (POR). This keeps the chip in reset whilst the supplies are coming up, as shown in Figure 12. The device assumes that the supplies come up monotonically to reach their minimum operating voltages within the times specified in Section 156. The POR resets the whole device to a defined state, including the PLL configuration, the JTAG logic, the PHYs, and the cores. When in reset, all GPIO pins have a pull down enabled.

Figure 12: Simplified reset circuit





When the device comes out of reset, the boot procedure starts (Section 9). The chip can be reset externally using the RST_N pin. If required, the JTAG state machine can be reset to its idle state by clocking TCK five times whilst TMS is high, or TRST_N can be asserted.

If the chip needs to be reset at a later stage, this can be done from software using the PLL control register (Appendix D.5). This soft resets everything except for the PLL logic. It is therefore possible to reset keeping the current PLL settings.

When the device comes out of reset, the processor will attempt to boot within a very short period of time. If booting from external flash, ensure that there is enough time between before RST_N coming up for the external flash to settle. See the application note on xcore.ai reset and boot, http://www.xmos.com/published/X0xxxxxxxxxx for more details.

An independent watchdog runs from the input clock pix XIII. It can be set to take the chip into reset when the watchdog has not been updated or cleared in time. The 12-bit watchdog timer with a 16-bit divider provides accuracies of between 1 input clock and 65536 input clocks, and a time-out of between 1 input clock and 268,435,456 input clocks (just over 11 seconds with a 24 MHz input crystal). The watchdog is set-up through the watchdog registers (Appendix D.30-D.34)

9 Boot Procedure

The xCORE Tile Tile boot procedure is illustrated in Figure 13. If the secure-boot bit of the security register (which resides at pre-defined locations in OTP, see Section 10.4) is set, the device boots from OTP. Otherwise it boots from external device(s) according to boot source pin values X0D04, X0D05, and X0D06 (see Figure 14). The boot pins are sampled shortly after reset with the internal weak pull downs enabled on those pins. In typical use, a boot mode other than QSPI Flash can be selected by using one or more pull-ups on those pins. Care should be taken if other external devices are connected to this port that the boot mode is selected correctly.




Figure 13: Boot procedure

The boot image provided by an external device has the following format:



Figure 14:
Boot source
pins

X0D06	X0D05	X0D04	Tile 0 boot	Other tiles	Enabled links
0	0	0	QSPI flash	Channel end 0	None
0	0	1	SPI flash	Channel end 0	None
0	1	0	SPI slave	Channel end 0	None
0	1	1	SPI slave	SPI slave	None
1	0	0	Channel end 0	Channel end 0	XL0 (2w)

- ▶ A 32-bit program size *s* in words.
- ▶ Program consisting of $s \times 4$ bytes.
- A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88329 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

9.1 Boot from OSPI flash

If set to boot from QSPI flash, the processor enables the six pins specified in Figure 15, and drives the SPI clock. A Quad I/O READ command (0xEB) is issued with three address bytes (0x00) and one dummy byte. Boot data is then expected from the flash and input into the device. The clock polarity and phase are 0 / 0. The flash is assumed to be ready within 300 us after power-up, if the flash takes longer than 300 us the chip should be held in reset using RST_N until the flash is ready. The flash is assumed to be in its power-up state, where QSPI-mode accesses will succeed. In particular, the flash device must be set into quad mode or similar If the flash is set to an alternate mode, for example QPI, and the xCORE device is reset, then the subsequent boot will fail.


Pin	Signal Description
X0D01	SS Stave Select
X0D04	SPIO0 Data0
X0D05/	SPI01 Bate1
X0D06	SRIO2 Data2
X0D 07	SP103 Data3
X0010	SCLK Clock

Figure 15: QSPI pins

The CORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, a QSPI boot program can be burned into OTP that uses different pins.





The boot sequence up to the start of the QSPI boot is outlined in Figure 16

Figure 16: Outline boot sequence

9.2 Boot from SPI flash

If set to boot from SPI master, the processor enables the four pins specified in Figure 17, and drives the SPI clock. A READ command (0x03) is issued with three address bytes (0x00), no dummy, then the data is expected from the flash. The clock polarity and phase are 0/0.

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.



Figure 17: SPI master pins

Pin	Signal	Description	П
X0D00	MISO	Master In Slave Out (Data)	
X0D01	SS	Slave Select	
X0D10	SCLK	Clock	
X0D11	MOSI	Master Out Slave In (Data)	

If a large boot image is to be read in, it is faster to first load a small boot loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, a SPI boot program can be burned into OTP that uses different pins.

The boot sequence up to the start of the SPI boot is outlined in Figure 16

9.3 Boot as SPI slave

If set to boot from SPI slave, the processor enables the three pins specified in Figure 18 and expects a boot image to be clocked in. There is no command sequence, data is input directly from the first rising edge of clock. The supported clock polarity and phase are 0/0 and 1/1.

Figure 18: SPI slave pins

Pin	Signal	Description
X0D00	SS	Slave Select
X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. The pins used for SPI boot are hardsoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

9.4 Boot from Correct Link

If set to boot from an XCOMPECT Link, the processor enables its link(s) shortly after the boot process starts. Enabling the Link switches off the pull-down resistors on the link, drives all the TX wires low (the initial state for the Link), and monitors the RX pins for boot-traffic, they must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs may be required on those pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.



- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

9.5 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure 13), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile can be configured to have its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user programmable.

10 Memory

The address space as seen by the each core is shown in Figure 19. This address space comprises internal RAM (Section 10.1), an external RAM (Section 10.2), a software defined memory (Section 10.3), and the boot ROM

Outside the normal address space the device contains a one-time-programmable memory (Section 10.4). The OTP memory cannot be read and written directly from the instruction set, instead is accessed through a library.

10.1 SRAM


Each xCORE Tile integrates a single 512KB SRAM bank for both instructions and data. All internal memory is 256 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit), word (32-bit), double word (64-bit) and vector (256-bit) accesses are supported and are executed within one tile clock cycle. There is a dedicated external memory interface, and a mechanism to access part of the address space through software

10.2 PDDR nemory interface

The xCORE can be connected to an LPDDR memory through the pins in the VDDIOT power domain. The GPIO pins on the VDDIOT domain are overlaid onto a JEDEC compatible LPDDR interface with 14 address pins (A13..A0) and 16 data pins (DQ15..DQ0), enabling a memory of 16-128 MByte to be interfaced. This pin muxing is shown in Figure 20.

DDR speeds of up to 100 MHz are supported and care should be taken with the PCB design. See the appnote on xcore.ai External Memory for a reference layout.





memory interface through a process-status control register, see Section B.3. Only one tile should enable the external memory interface. A small buffer decouples the LPDDR memory from the device. The memory is addressed in the enabled device from address 0x1000 0000 - 0x1FFF FFFF.



Details on external memory can be found in the application note on "xcore.ai external memory", X14230

10.3 Software defined memory

The device can map any memory into the address space under software control. For example, a QSPI flash can be mapped into the address space (to execute code from), or serial RAM devices can be connected. The software memory is in address 0x4000 0000 - 0x7FFF FFFF. Refer to the XS3 ISA specification for details on how to use software memory.

10.4 OTP

The device integrates 4KB of one-time programmable (OTP) memory. This memory contains some global information about the chip behaviour, and optionally code and data that can be used for, for example, secure boot. The memory map of the OTP is shown in Figure 21.

Address	Name	Meaning
0x000	SECURITY_CONFIG_TILE_0	The security configuration word for tile 0 Indi- widual bits determine which features are dis- abled see Figure 22.
0x001	SECURITY_CONFIG_TILE_1	The security configuration word for tile 1 in unified mode. Individual bits determine which features are disabled see Figure 22.
0x002		Reserved.
0x003		Reserved.
0x004	OTP_JTAG_USER_WORD	Bits 13:0 are copied into the JTAG_USERCODE[31:18]
0x005 0x7ff		User code and/or data in unified mode
0x005 0x3ff		User code and/or data for tile 0 in split mode
0x400	SECURITY_CONFIG_TILE_0	Unused.
0x401	SECURITY_CONFIG_TILE_1	The security configuration word for tile 1 in split mode. Individual bits determine which features are disabled see Figure 22.
0x402		Reserved.
0x403		Reserved.
0x404		Reserved
0x405 0x7ff		User code and/or data for tile 1 in split mode

Figure 21: OTP address map

The OTP memory is programmed using three special I/O ports. Programming is performed through libotp and xburn.

11 USB PHY

The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. The PHY is configured through a set of peripheral registers (Appendix D.26-D.28),



Feature	Bit	Description
Disable JTAG	0	Set to 1 to disable the JTAG interface to the tile. This makes it impossible for the tile state or memory content to be accessed via the JTAG interface.
Disable JTAG to PLL	4	Set to 1 to disable JTAG access to the PLL configuration register.
Secure Boot	5	Set to 1 to force the xCORE Tile to boot from address 0 of the OTP
Unified mode	7	Set to 1 to create one unified OTP rather than two half OTPs for each tile. This disables registers 0x400-0x404 and enables register 0x001.
Write disable	8	Disable programming.
Read disable	9	Disable read access.
Disable Global Debug	14	Disables access to the DEBUG_Mpin.

Figure 22: Security register features

and data is communicated through ports on the digital node. A library, XUD, is provided to implement the MAC layer and full *USB-device* functionality.

The USB PHY is connected to the ports on Tile 0 and Tile 1 as shown in Figure 23. Enabling the USB PHY on a tile will connect the ports shown to the USB PHY. These ports will not be available for GPIO on that tile. All other IO pins and ports are unaffected. The USB PHY should not be enabled on both tiles. Two clock blocks can be used to clock the USB ports. One clock block for the TXDATA path, and one clock block for the RXDATA path. Details on how to connect those ports are documented in an application note on USB for xcore.ai.




Figure 23: Bus powered USB-device

11 USB VBUS

If you use the USB PHY to design a self-powered *USB-device*, then the device must be able detect the presence of VBus on the USB connector (so the device can disconnect its pull-up resistors from D+/D- to ensure the device does not have any voltage on the D+/D- pins when VBus is not present, "USB Back Voltage Test"). This requires a GPIO pin XnDnn to be connected to the VBUS pin of the USB connector as is shown in Figure 24.






Figure 24: Self powered USB-device

When connecting a USB cable to the device it is possible an overvoltage transient will be present on VBus due to the inductance of the USB cable combined with the required input capacitor on VBus. The circuit in Figure — ensures that the transient does not damage the device. The 220k series resistor and 1-10 F capacitor ensure than any input transient is filtered and does not reach the device. A resistor to ground divides the 5V VBUS voltage, and makes sure that the signal on the GPIO pin is not more than the IO voltage. It should be 100K for a 1.8V IO domain or 330K for a 3.3V IO domain. The 47k resistor to ground is a bleeder resistor to discharge the input capacitor when VBus is not present. The 1-10uF input capacitor is required as part of the USB specification. A typical value would be 2.2uF to ensure the 10F minimum requirement is met even under voltage bias conditions.

In any case, extra components (such as a ferrite bead and diodes) may be required for EMC compliance and ESD protection. Different wiring is required for USB-host and USB-OTG.

11.2 Logical Core Requirements

The XMOS XUD software component runs in a single logical core with endpoint and application cores communicating with it via a combination of channel communication and shared memory variables

Each IN (nost requests data from device) or OUT (data transferred from host to device) endpoint requires one logical core.

12 MIPI PHY

The device has a two Data Lane MIPI D-PHY receiver on board, capable of receiving MIPI data at up to 1.5 Gbps. The MIPI D-PHY has three differential pairs. By default, DP0/DN0 are lane one, DP1/DN1 are the clock, and DP2/DN2 are an optional second lane. The lanes can be configured (and the lanes/clocks swapped around) using the MIPI lane configuration register, see Appendix D.38.

The MIPI receiver has a decoder for common CSI-2 packed formats, and is connected to the ports shown in Figure 25. The MIPI block is clocked from its own clock source that






Figure 25: Connecting a MIPI-device

can either be driven from the system PLL (divide by 4 min), or from the secondary PLL. See Section 7 on how to set the clocks.

13 JTAG

The JTAG module can be used for loading programs, boundary scan testing, and incircuit source-level debugging. JTAG can be used for programming flash and the OTP by loading code onto the device that will program the flash and/or OTP. All JTAG signals use a 1.8V supply.




Figure 26: JTAG chain structure

The JTAG chain structure is illustrated in Figure 26. It comprises a single 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and 32-bit DR. It also provides access to a chip TAP that in turn can access the xCORE Tile for loading code and debugging.

The TRST_N pin can be left not connected, or used to reset the JTAG module. The DE-BUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of



the xCORE Tile based on this pin. This pin should have an external pull up of $4K7-47K\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 27.

Figure 27: IDCODE return value

Bit	31											D	evic	e Ide	ntific	catio	n Re	giste	er											-8	Lit0	
	Vers	sion								Pa	art N	umbe	er										Mai	nufac	cture	Ide	ntity				1	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	0/	p	1	7	0	0	1	1	
	())				0			()				6				6		//	,	3	//		13	-		

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 28. The OTP User ID field is read from bits [13:0] of the OTP_JTAG_USER_WORD on xCORE Tile 0, see Section 1 4 (all zero on unprogrammed devices). The OTP User ID field is set by the boot ROM when it executes after the device reset has been de-asserted, so its value is not available to read when the device is in reset.

Figure 28: USERCODE return value

В	it31														User	code	Reg	ister	_					7	\rangle						E	3itO
						C	TP L	Jser I	ID													Sili	con	Revis	sion							
0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6	8	0	0	1	0	1	0	0	0	0	0	0	0	0	0
		0)				0				0				0	^		1	1			V	>			()			()	

You can program the PLL and reset the device over JTAG. When IR is set to eight, the DR value is shifted directly into the PLL settings register (Appendix D.5), which includes bits for resetting the device and for setting the "boot-from-JTAG" bit. Note that if TCK is not free running then at least 100 TCK clocks must be provided after shifting the value into DR for the write to take effect.

14 Board Integration

The device has power and ground pins for different supplies. Several pins of each type may be provided to minimize the effect of inductance within the package, all of which must be connected.

- ▶ VDD pins for the xCOPE Tile. The VDD supply should be decoupled close to the chip by several 100 nF low/inductance multi-layer ceramic capacitors between the supplies and GND (for example, 100 nF 0402 for each supply pin).
- ▶ VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, bottom, top, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply. The VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND, for example, one 10 nF 0402 low inductance MLCCs on each supply pin. If you use 1.8V for any of the VDDIOL, VDDIOT, or VDDIOR domains, then you must strap the corresponding LV_LN, LV_T_N, or LV_R_N pins to GROUND
- PLL_AVDD pin for the PLL, with an associated PLL_AGND. The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 1μ F multi-layer ceramic



capacitor and a ferrite of 600 ohm at 100MHz and DCR < 1 ohm, eg, Taiyo Yuden BKH1005LM601-T) is recommended on this pin.

- ▶ PLL_AVDD2 pins for the secondary PLL, with an associated PLL_AGND2 This should be filtered the same way as PLL_AVDD.
- ▶ OTP_VCC pins for the OTP
- A MIPI_VDD09 pin for the analogue core supply to the MIPI_PHY , with an associated MIPI_GND09. This supply needs a 1 μ F decoupler close to the pin. Connect MIPI_VDD09 to ground if MIPI is not used in the design.
- A MIPI_VDD18 pin for the analogue 1.8V supply to the MIPI D-PHY This supply needs a 1 μ F decoupler close to the pin. Connect MIPI_VDD18 to ground if MIPI is not used in the design.
- A USB_VDD18 pin for the analogue 1.8V supply to the USB_PHY, with an associated USB_GND18. Connect USB_VDD18 to ground if USB is not used in the design.
- ► A USB_VDD33 pin for the analogue 3.3V supply to the USB_PHY. Connect USB_VDD33 to ground if USB is not used in the design.
- ► GND for all other supplies, including VDD and VDDIO.

All ground pins must be connected directly to the board ground. The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on VDD and VDDIO supplies.

The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

Power sequencing is summarised in Figure 29. VDDIO and VDD can ramp up independently. In order to reduce stresses on the device, it is preferable to make them ramp up within a short time of each other, no more than 50 ms apart. You must ensure that the VDDIOL, VDDIOT, and VDDIOR domains are valid before the device is taken out of reset, as the boot pins are on VDDIOL. It you use a single 1.8V VDDIO power supply, then the on-chip power-on-reset will ensure that reset stays low until all supplies are valid. If you use multiple power supplies, then you must either ensure that RST_N stays asserted until the VDDIOL/R/T domains are valid, or ensure that VDDIOL/R/T are valid by the time that VDDIOB18 and VDD are valid.

14.1 Differential pair signal routing and placement

If you are using the USB PHY and/or the MIPI D-PHY, then you should route the differential pair marked DP and DN carefully in order to ensure signal integrity. The DP and DN lines are the positive and negative data polarities of a high speed signal respectively. Their high-speed differential nature implies that they must be coupled and properly isolated. The board design must ensure that the board traces for DP and DN are tightly matched. In addition the differential impedance of DP and DN must meet its specifications. We route MIPI D-PHY signals as loosely coupled pairs. Figures 30 and 31 show quidelines on how to space and stack the board when routing differential pairs.






Figure 31: Differential pair parameters

Parameter	US	В	MII	기
	Value	Unit	Value	Unit
Impedance	90	Ω	2x~50	Ω
W: trace width	0.12	mm	0.125	mm
S_1 : spacing between DP/DN	0.10	mm	0.275	mm
S_2 : spacing between diff pairs	0.51	mm	0.625	mm
S_3 : spacing to high speed signal	1.27	mm	1.27	mm
H: di-electric height	0.10	mm	0.10	mm
Skew between DP/DN	1	mm	0.5	mm
3kew between clock/data	N/A		2	mm

14.2 General routing and placement guidelines

The following guidelines will help to avoid signal quality and EMI problems on high speed designs. They relate to a four-layer (Signal, GND, Power, Signal) PCB.



For best results, most of the routing should be done on the top layer (assuming the devices are on the top layer) closest to GND. Reference planes should be below the transmission lines in order to maintain control of the trace impedance.

We recommend that the high-speed clock and high-speed differential pairs are routed first before any other routing. When routing high speed signals, the following guidelines should be followed:

- ▶ High speed differential pairs should be routed together.
- ▶ High-speed signal pair traces should be trace-length matched.
- ► Ensure that high speed signals (clocks, differential pairs) are routed as far away from off-board connectors as possible.
- \blacktriangleright High-speed clock and periodic signal traces that run parallel should be at least a distance S_3 away from DP/DN (see Figure 30 and Figure 31).
- Low-speed and non-periodic signal traces that run parallel should be at least S_2 away from DP/DN (see Figure 30 and Figure 31).
- ▶ Route high speed signals on the top of the PCB wherever possible.
- ▶ Route high speed traces over continuous power planes, with no breaks. If a trade-off must be made, changing signal layers is preferable to crossing plane splits.
- Follow the $20 \times h$ rule; keep traces $20 \times h$ (the Reight above the power plane) away from the edge of the power plane.
- Use a minimum of vias in high speed traces.
- Avoid corners in the trace. Where necessary, rather than turning through a 90 degree angle, use two 45 degree turns or an arc.
- DO NOT route differential pair traces near clock sources, clocked circuits or magnetic devices.
- Avoid stubs on high speed signals.

In order to optimise MiR routing, the DN/DP pairs can be swapped, and the lane/clock differential pairs can be reassigned, see Appendix D.38.

14.3 Land parterns and solder stencils

The package is a 265 ball Fine Ball Grid Array (FBGA) on a 0.8 mm pitch.

The land patterns and solder stencils will depend on the PCB manufacturing process. We recommend you design them with using the IPC specifications "Generic Requirements for Surface Mount Design and Land Pattern Standards" IPC-7351B. This standard aims to achieve desired targets of heel, toe and side fillets for solder-joints. The mechanical drawings in Section 16 specify the dimensions and tolerances.



14.4 Ground and Thermal Vias

Vias from the ground balls into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. The central ground balls form the main thermal path for heat dissipation and you should aim to use one via per BGA ball into the ground plane.

14.5 Moisture Sensitivity

XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorpt moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination.

All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from Joint IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices J-STD-020 Revision D.

14.6 Reflow

The package is RoHS compliant and uses Pb-free solder balls for connection to the system PCB. For this reason, a Pb-free solder paste and reflow profile should be used to generate a reliable interconnect. You should ensure that the board assembly process is optimised for the design; for details of the recommended reflow profile, please refer to the Joint IPC/JEDEC standard J-STD-020:



15 Electrical Characteristics

15.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Symbol	Parameter	MIN	MAX	UNITS	Notes
VDD	Tile DC supply voltage	-0.5	1.05	X	,
PLL_AVDD	PLL analog supply	XX	XX	V	
VDDIOB18	I/O supply voltage	-0.5	1.98	V	
OTP_VCC	OTP supply voltage	XX	198	W	
Tj	Junction temperature	-40	725	▽ C	
Tstg	Storage temperature	XX	XX	°C	
V(Vin)	Voltage applied to any IO pin	-0.5	VDD10+0.5	V	
I(XxDxx)	GPIO current	XX	XX	mA	
VDDIOL (1V8 nom)	I/O supply voltage	-0.5	1.98	V	
VDDIOR (1V8 nom)	I/O supply voltage	-0.5	1.98	V	
VDDIOT (1V8 nom)	I/O supply voltage	-0.5	1.98	V	
VDDIOL (3V3 nom)	I/O supply voltage	-0.5	3.63	V	
VDDIOR (3V3 nom)	I/O supply voltage	-0.5	3.63	V	
VDDIOT (3V3 nom)	I/O supply voltage	0.5	3.63	V	
I(VDDIOL)	Current for VDDIOL domain		252	mA	A, B, C
I(VDDIOR)	Current for VDDIOR domain		378	mA	A, B, C
I(VDDIOT)	Current for VDDIOT domain		504	mA	A, B, C
I(VDDIOB18)	Current for VDDIOR18 domain		126	mA	A, B, C
USB_VDD33	USB tile analog supply voltage	XX	3.60	V	
USB_VDD18	USB tile analog supply voltage	XX	XX	V	
USB_DP	USB DP voltage	XX	XX	V	
USB_DM	USB DM voltage	XX	XX	V	
USB_ID	USB 1D voltage	XX	XX	V	
MIPI_VD009	MIPI 0.9V analog supply	XX	0.99	V	
MIPI_VDD18	MIPI 1.8V analog supply	XX	1.98	V	
MIPL D*	MIPI differential inputs	XX	XX	V	

Figure 32: Absolute maximum ratings

15.2 Operating Conditions

Please note that the numbers below are preliminary. Contact XMOS for information about other temperature ranges.



A Exceeding these current limits will result in premature aging and reduced lifetime.

This current consumption must be evenly distributed over all VDDIO pins.

C Alkmain power (VDD, VDDIO) and ground (VSS) pins must always be connected.

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.855	0.900	0.945	V	
VDDIOL 1v8	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOT 1v8	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOR 1v8	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOB18	I/O supply voltage	1.62	1.80	1.98	V	
VDDIOL 3v3	I/O supply voltage	2.97	3.30	3.63	V	
VDDIOT 3v3	I/O supply voltage	2.97	3.30	3.63) \	
VDDIOR 3v3	I/O supply voltage	2.97	3.30 4	3.63/	V	
USB_VDD33	USB tile analog supply voltage	3.0	3.3	3.6	V	
USB_VDD18	USB tile analog supply voltage	1.62	1.80	1.98	K	
PLL_AVDD	PLL analog supply	0.855	0.90	0.945	V	
MIPI_VDD09	MIPI 0.9V analog supply	0.855	0.90	0.99	V	
MIPI_VDD18	MIPI 1.8V analog supply	1.62	1.80	1.98	V	
Cl	xCORE Tile I/O load capacitance			25	pF	
Та	Ambient operating temperature	Q		70	°C	

Figure 33: Operating conditions

15.3 DC Characteristics - VDDIO=1

Symbol	Parameter	MW TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	0.65 x VDDHO	VDDIO + 0.3	V	А
V(IL)	Input low voltage	-0.3	0.35 x VDDIO	V	А
V(T+)	Hysteresis threshold up	0.4x VDDIO	0.7 x VDDIO	V	В
V(T-)	Hysteresis threshold down	0.3 VDDIO	0.6 x VDDIO	V	В
V(HYS)	Input hysteresis voltage	Ø.1 x VDDIO	0.4 x VDDIO	V	В
V(OH)	Output high voltage	XX		V	С
V(OL)	Output low voltage		XX	V	С
I(PU)	Internal pull-up current (Vin=0V)	XX		μА	D
I(PD)	Internal pull-down current (Vin=3.3V)		XX	μА	D
I(LC)	Input leakage current	XX	XX	μΑ	

Figure 34: DC2 characteristics



A All pins except power supply pins.

When Scrynitt-Trigger enabled

C Measured with 2 mA drivers sourcing 2 mA.

Used to suarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to D overome the internal pull current.

15.4 DC Characteristics, VDDIO=3V3

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2		VDDIO+0.3	V \	А
V(IL)	Input low voltage	-0.3		0.8	V	Α
V(T+)	Hysteresis threshold up	0.9		2.1	V	B
V(T-)	Hysteresis threshold down	0.7		1.9	V	В
V(HYS)	Input hysteresis voltage	0.2		1.0) \	В
V(OH)	Output high voltage	XX20			V	С
V(OL)	Output low voltage			XX40/	V	С
I(PU)	Internal pull-up current (Vin=0V)	-XX0			MA	D
I(PD)	Internal pull-down current (Vin=3.3V)			XXO	μΑ	D
I(LC)	Input leakage current	-XX		10	μΑ	


Figure 35: DC characteristics

- A All pins except power supply pins.
- B When Schmitt-Trigger enabled
- C Measured with 2 mA drivers sourcing 2 mA.

Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to

D overome the internal pull current.

Figure 36:
Typical
internal
pull-down and
pull-up
currents



15.5 ESD Stress Voltage

Figure 37: ESD stress voltage

Symbol Parameter	MIN	TYP	MAX	UNITS	Notes
HBM Human body model	-2000		2000	V	
CDM Charged Device Model	-500		500	V	



15.6 Reset Timing

Symbol **Parameters** MIN TYP MAX UNITS Notes T(RST) Reset pulse width Χ μs Th(VDD) POR threshold for VDD XX ٧ Th(VDDIOB18) POR threshold for VDDIOB18 V XX T(POR) Delay time in POR μs A XXX В T(INIT) Initialization time

Figure 38: Reset timing

- A Time for supplies to reach spec from the time they cross the POR threshold.
- B Shows the time taken to start booting after RST_N has gone high.

15.7 Power Consumption

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current	ĺ.	5		mA	A, B, C
PD	Tile power dissipation		0.4	1.1	mW/MHz	A, D, E
IDD	Active VDD current		300	1,000	mA	A, F
I(ADDPLL)	PLL_AVDD current	0.2	5		mA	G
I(USB_VDD33) (hs)	VDD33 current in NS mode		0.8	1	mA	
I(USB_VDD33) (fs tx)	VDD33 current on FS transmission	7		25	mA	
I(USB_VDD18) (hs)	VDD18 current in HS mode		30	36	mA	
I(USB_VDD18) (fs tx)	VDD18 gurrent on FS transmission		6.8	8.2	mA	
IDD (hs)	USB_VDD current in hs mode		6	9	mA	
IDD (fs tx)	USB_VDD current for USB FS tx		1.6	6.5	mA	
I(MIPI_VDD09A)	MIPI_VDD09A current		5.5		mA	
I(MIPI_VDD18A)	MIRI_VDD18A current		10		mA	
IDD (MIPI)	Active VDD current for MIPI		10		mA	

Figure 39: xCORE Tile currents

- A Use for budgetary purposes only.
- B Assumes typical tile and I/O voltages with no switching activity.
- C Excludes PLL current.
- D Assumes typical tile and 10 voltages with nominal switching activity.
- E PD(TYP) value is the usage power consumption under typical operating conditions.
- F Measurement conditions: VDD = 0.9 V, VDDIO = 1.8 V, 25 °C, 700 MHz, average device resource usage.
- G PLLAVDD = 0.9 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the xcore.ai Power Consumption document,



15.8 Clock

Please note that the numbers below are preliminary. Contact XMOS for information about other speed ranges.

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	8	24	30	MHz	
SR	Slew rate	0.1			V/ns	
TJ(LT)	Long term jitter (pk-pk)			12/	1 1/2	А
f(MAX)	Processor clock frequency		<	700	MHz	В

Figure 40: Clock

Further details can be found in the xcore.ai Clock Frequency Control document.

15.9 xCORE Tile I/O AC Characteristics

Figure 41: I/O AC characteristics

Symbol	Parameter		MIN TYP	MAX	UNITS	Notes
T(XOVALID)	Input data valid window		XX		ns	
T(XOINVALID)	Output data invalid window		ΧX		ns	
T(XIFMAX)	Rate at which data can be say respect to an external clock	npled with	_	XX0	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high speed synchronous interfaces can be found in the Port I/O Timing document, X1/231.

15.10 xConnect Link Performance

Figure 42: Link performance

Symbol Parameter	MIN	TYP	MAX	UNITS	Notes
B(2blinkP) 2b link bandwidth (packetized)			87	MBit/s	A, B
B(5blinkP) 56 link bandwidth (packetized)			217	MBit/s	A, B
B(2blinks) 2b link bandwidth (streaming)			100	MBit/s	В
(5blinks) 5b link bandwidth (streaming)			250	MBit/s	В

Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and A payload.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.



A Percentage of CLK period.

B Assumes typical tile and I/O voltages with nominal activity.

B 7.5 ns symbol time.

15.11 JTAG Timing

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f(TCK_D)	TCK frequency (debug)			XX	MHz	
f(TCK_B)	TCK frequency (boundary scan)			XX	MHz	
T(SETUP)	TDO to TCK setup time	X			ns	A
T(HOLD)	TDO to TCK hold time	X			ns	A
T(DELAY)	TCK to output delay			X5	ns	В

Figure 43: JTAG timing

All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.






A Timing applies to TMS and TDI inputs.

B Timing applies to TDO output from negative edge of TCK.

16 Package Information



SYMBOL	MIN.	NOM.	MAX		
Α	1.17	1.27	1.37		
A1	0.26	0.31	0.36		
A2	0.91	0.96//	1.017		
D	13.90	14.00	14.10		
E	13.90	14.00	14.10		
I		0.60 REF.			
J		0.60 REF.	<u> </u>		
M	17X17	∠DEPOPULA	TED>		
aaa			0.12		
bbb			0.10		
b	0.35	0.40	0.45		
е		0.80 TYP.			
С	0.26 REF.				

NOTE:

- 1. "e" REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- 2. "M" REPRESENTS THE MAXIMUM SOLDER BALL MATRIX SIZE.

DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO PRIMARY DATUM —CT.

4.\PRIMARY DATUM EC AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

- 5. ALL DIMENSIONS ARE IN MILLIMETERS.
- 6. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 7. AFTER REFLOW, DIMENSION "b" IS 0.420



16.1 Part Marking




Figure 44: Part marking scheme

17 Ordering Information

Please note that the numbers below are preliminary. Contact XMOS for information about other temperature and speed ranges.

Figure 45: Orderable part numbers

Product Code	Marking	Qualification	Speed Grade
XU316-1024-FB265-C28	U116A0C28	Commercial	1400 MIPS



Appendices

A Configuration of the XU316-1024-FB265

The device is configured through banks of registers, as shown in Figure 46.




Figure 46: Registers

The following communication sequences specify how to access those registers. Any messages transmitted contain the most significant 24 bits of the channel-end to which a response is to be sent. This comprises the node-identifier and the channel number within the node. if no response is required on a write operation, supply 24-bits with the last 8-bits set, which suppresses the reply message. Any multi-byte data is sent most significant byte first.

Registers are addressed by a number, for each register a symbolic constant is defined in the xs1.h include file which has one of the following three names:

- ► XS1_PS_NAME for processor status registers.
- ► XS1_PSWITCH_NAME_NUM for tile configuration registers.
- ► XS1_SSW_TCH_NAME_NUM for node configuration registers.

Each register typically comprises a set of bit-fields that control individual functions. These bitfields are specified in the tables in subsequent appendices. Macros are defined in the xs1, trinslude file which perform the following support functions:

- $XS1_NAME(x)$ The value of the bitfield extracted from a word x.
- \triangleright x = XS1_NAME_SET(x, v) Setting the bitfield in a word x to the value v.

Registers and bit-fields have permissions as follows:

RO read-only

RW read and write



- **D..** Only works when processor is in Debug mode.
- C... Conditional permission, see Appendix C.4.

A.1 Accessing a processor status register

The processor status registers are accessed directly from the processor instruction set. The instructions GETPS and SETPS read and write a word. The register number should be translated into a processor-status resource identifier by shifting the register number left 8 places, and ORing it with 0x0B. Alternatively, the functions getps (reg. value) can be used from XC.

A.2 Accessing an xCORE Tile configuration register

xCORE Tile configuration registers can be accessed through the interconnect using the functions $write_tile_config_reg(tileref, ...)$ and $read_tile_config_reg(tile ref, <math>\leftrightarrow ...)$, where tileref is the name of the xCORE Tile e.g. tile[1]. These functions implement the protocols described below.

Instead of using the functions above, a channel end can be allocated to communicate with the xCORE tile configuration registers. The destination of the channel-end should be set to 0xnnnnc20c where nnnnn is the tile-identifier.

A write message comprises the following

			1	-	
control-token	24-bit response	16-bit	32-bit	/	control-tøken
192	channel-end identifier	register number	data	_	1

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:



The response to the read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

A.3 Accessing node configuration

Node configuration registers can be accessed through the interconnect using the functions write_node_config_reg(device, ...) and read_node_config_reg(device, ...), where device is the name of the node. These functions implement the protocols described below.

Instead of using the functions above, a channel-end can be allocated to communicate with the node configuration registers. The destination of the channel-end should be set to 0xnnnnc30c where nnnn is the node-identifier

A write message comprises the following:



control-token	24-bit response	16-bit	32-bit	control-token
192	channel-end identifier	register number	data	1

The response to a write message comprises either control tokens 3 and 1 for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

control-token	24-bit response	16-bit	control-token
193	channel-end identifier	register number	1

The response to a read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).



B Processor Status Configuration

The processor status control registers can be accessed directly by the processor using processor status reads and writes (use getps(reg) and setps(reg,value) for reads and writes).

The identifiers for the registers needs a prefix "XS1_PS_" and a postfix "_NUM" and are declared in "xs1.h"

0x00 RW RAM base address ABAR_BASE 0x01 RW Vector base address Negrob_BASE 0x02 RW xCORE Tile control ETGRE_CTRLO 0x03 RO xCORE Tile boot status BOOT_COMPTIG 0x05 RW Security configuration SECURITY_COMPTIG 0x06 RW Ring Oscillator Control RING_OSC_DATAO 0x07 RO Ring Oscillator Value RING_OSC_DATAO 0x08 RO Ring Oscillator Value RING_OSC_DATA2 0x00 RO Ring Oscillator Value RING_OSC_DATA3 0x00 RO RAM_SIZE RAM_SIZE 0x10 DRW Debug SSR DBG_SSR 0x11 DRW Debug SSP DBG_SSR 0x12 DRW Debug SSP DBG_SC_LIUM 0x12 DRW Debug SSP DBG_T_LIUM 0x13 DRW DSG_TREG operand 2 DBG_T_LIUM 0x14 DRW DGETRES operand 2 DBG_T_LIUM 0x15 DRW Debug interrupt type DBG_T_LIUM 0x16 DRW Debug scratch DBG_BATA 0x20 DRW Debug scratch DBG_BARLE_CTRL 0x40 0x43 DRW	Number	Perm	Description	Register identifier
OXO2 RW XCORE Tile control OXO3 RO XCORE Tile boot status SECURITY CONFIG OXO5 RW Security configuration OXO6 RW Ring Oscillator Control RING_DSC_CTRL OXO7 RO Ring Oscillator Value RING_DSC_DATA0 OXO8 RO Ring Oscillator Value RING_DSC_DATA2 OXOA RO Ring Oscillator Value RING_DSC_DATA2 OXOA RO Ring Oscillator Value RING_DSC_DATA3 OXOC RO RAM size OX10 DRW Debug SSR OX11 DRW Debug SSR OX11 DRW Debug SSP OX12 DRW Debug SSP OX12 DRW Debug SSP OX13 DRW DETRES Operand 1 OX14 DRW Debug SPO OX15 DRW Debug inferrupt type OX16 DRW Debug inferrupt data OX18 DRW Debug scratch OX20 OX27 DRW Debug scratch DBG_SEREAL ADDR OX40 OX43 DRW Instruction breakpoint address DBG_DATCHADDR1 DBG_DATCH_ADDR1	0x00	RW	RAM base address	RAM_BASE
OXO3 RO XCORE Tile boot status OXO5 RW Security configuration OXO6 RW Ring Oscillator Control OXO7 RO Ring Oscillator Value RING_DSC_DATA0 OXO8 RO Ring Oscillator Value RING_DSC_DATA1 OXO9 RO Ring Oscillator Value RING_DSC_DATA2 OXOA RO Ring Oscillator Value RING_DSC_DATA2 OXOC RO RAM size OX10 DRW Debug SSR OX11 DRW Debug SSP OX12 DRW Debug SSP OX12 DRW Debug SSP OX14 DRW DETREG operand 1 OX14 DRW Debug SSP OX15 DRW Debug SSP OX16 DRW Debug SPO OX17 DRW Debug SSP OX18 DRW Debug SSP OX19 DRW Debug SSP OX10 DRW Debug SSP OX11 DRW Debug SSP OX11 DRW Debug SSP OX12 DRW Debug SSP OX13 DRW Debug SSP OX14 DRW Debug SSP OX15 DRW Debug interrupt type OX16 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug scratch DX20 OX27 DRW Debug scratch DX30 OX33 DRW Data watchpoint address DX40 OX43 DRW Data watchpoint address 1 DX60 OX63 DRW Data watchpoint address 2 DX60 OX63 DRW Data watchpoint address 2	0x01	RW	Vector base address	VECTOR_BASE
OXO5 RW Security configuration OXO6 RW Ring Oscillator Control DXO7 RO Ring Oscillator Value RING_DSC_CTRL RING_DSC_DATA1 OXO8 RO Ring Oscillator Value RING_DSC_DATA1 OXO9 RO Ring Oscillator Value RING_DSC_DATA2 OXOA RO Ring Oscillator Value RING_DSC_DATA3 OXOC RO RAM Size DBG_SSR OX10 DRW Debug SSR DBG_SSR OX11 DRW Debug SSP DBG_SSP OX12 DRW Debug SSP DBG_SSP OX13 DRW DSETREG operand 1 DX14 DRW DGETRISG operand 2 DX15 DFW Debug interrupt type DX16 DRW Debug interrupt data DX18 DRW Debug scratch DX20 0x27 DRW Debug scratch DX40 0x43 DRW Instruction breakpoint address 1 DX60 0x53 DRW Data watchpoint address 2 DBG_DATCH_ADDR2	0x02	RW	xCORE Tile control	XCURE_CTRLO
Ox06 RW Ring Oscillator Control Ox07 RO Ring Oscillator Value RING_OSC_DATAO Ox08 RO Ring Oscillator Value RING_OSC_DATA1 Ox09 RO Ring Oscillator Value RING_OSC_DATA1 Ox00 RO Ring Oscillator Value RING_OSC_DATA2 Ox00 RO RAM size Ox10 DRW Debug SSR Ox11 DRW Debug SSP Ox12 DRW Debug SSP Ox12 DRW Debug SSP Ox13 DRW DEFTREG operand 1 Ox14 DRW DEFTREG operand 2 Ox15 DRW Debug interrupt type Ox16 DRW Debug interrupt data Ox18 DRW Debug Scratch Ox20 0x27 DRW Debug Scratch Ox30 0x33 DRW Instruction breakpoint address 1 Ox60 0x53 DRW Data watchpoint address 2 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1	0x03	RO	xCORE Tile boot status	BOOT_CONFIG
OXO7 RO Ring Oscillator Value RING_OSC_DATAO OXO8 RO Ring Oscillator Value RING_OSC_DATA1 OXO9 RO Ring Oscillator Value RING_OSC_DATA2 OXOA RO Ring Oscillator Value RING_OSC_DATA3 OXOC RO RAM size OX10 DRW Debug SSR OX11 DRW Debug SSP OX12 DRW Debug SSP OX12 DRW Debug SSP OX13 DRW DSETREG operand 1 OX14 DRW DGETREG operand 2 OX15 DRW Debug interrupt type OX15 DRW Debug interrupt type OX16 DRW Debug interrupt data OX18 DRW Debug scratch OX20 OX27 DRW Debug scratch OX30 OX33 DRW Instruction breakpoint address OX40 OX53 DRW Data watchpoint address 1 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1	0x05	RW	Security configuration	SECURITY_CONFIG
Ox08 RO Ring Oscillator Value Ox09 RO Ring Oscillator Value Ox0A RO Ring Oscillator Value RING_DSC_DATA2 Ox0A RO Ring Oscillator Value RING_DSC_DATA3 Ox0C RO RAM size Ox10 DRW Debug SSR DBG_SSR Ox11 DRW Debug SSP DBG_SSP Ox12 DRW Debug SSP Ox12 DRW Debug SSP Ox13 DRW DETREG operand 1 DSG_T_NUN Ox14 DRW DGETREG operand 2 DBG_T_REG Ox15 DRW Debug interrupt type Ox16 DRW Debug interrupt data Ox18 DRW Debug interrupt data Ox18 DRW Debug scratch Ox20 0x27 DRW Debug scratch Ox30 0x33 DRW Instruction breakpoint address Ox40 0x43 DRW Instruction breakpoint address 1 DBG_DWATCH_ADDR1 Ox60 0x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR1	0x06	RW	Ring Oscillator Control	RING_OSC_CTRL
OXO9 RO Ring Oscillator Value OXOA RO Ring Oscillator Value RING_DSC_DATA2 OXOC RO RAM Size OX10 DRW Debug SSR OX11 DRW Debug SSP DBG_SSR OX12 DRW Debug SSP DBG_SSP OX13 DRW DETREG operand 1 OX14 DRW DETREG operand 2 DBG_T_NUM OX14 DRW DEBUG SPP OX15 DRW DEBUG SPP OX16 DRW DEBUG SPP OX18 DRW DEBUG SPP OX19 DEBUG TREG OX19 DEBUG TREG OX10 DRW DEBUG TREG OX10 DRW DEBUG TREG OX10 DRW DEBUG TREG OX11 DRW DEBUG TREG DBG_T_NUM DBG_T_REG DBG_DATA DBG_DATA DBG_DATA OX18 DRW DEBUG CORE CONTROL DBG_SCRATCH DBG_DNATCH_ADDR1 DBG_DNATCH_ADDR1 DBG_DNATCH_ADDR1	0x07	RO	Ring Oscillator Value	RING_OSC_DATAO
OXOA RO Ring Oscillator Value OXOC RO RAM Size OX10 DRW Debug SSR OX11 DRW Debug SSP OX12 DRW Debug SSP OX12 DRW Debug SSP OX13 DRW DESETREG operand 1 OX14 DRW DGETREG operand 2 OX15 DRW Debug interrupt type OX16 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug interrupt data OX20 OX27 DRW Debug scratch OX20 OX27 DRW Debug scratch OX40 OX43 DRW Instruction breakpoint address OX40 OX43 DRW Data watchpoint address 1 OX60 OX63 DRW Data watchpoint address 2 DEG_DVATCH_ADDR2	0x08	RO	Ring Oscillator Value	RING_OSC_DATA1
OXOC RO RAM size OX10 DRW Debug SSR DBG_SSR OX11 DRW Debug SSP DBG_SFC OX12 DRW Debug SSP DBG_SSP OX13 DRW DSETREG operand 1 OX14 DRW DGETRES operand 2 DBG_T_REG OX15 DRW Debug interrupt type OX16 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug scratch OX20 0X27 DRW Debug scratch OX20 0X27 DRW Debug scratch OX30 0X33 DRW Instruction breakpoint address DBG_IBREAK_ADDR OX40 0X43 DRW Instruction breakpoint control DBG_IBREAK_CTRL OX50 0X53 DRW Data watchpoint address 2 DBG_DVATCH_ADDR1	0x09	RO	Ring Oscillator Value	RING_OSC_DATA2
Ox10 DRW Debug SSR Ox11 DRW Debug SPS DBG_SFC Ox12 DRW Debug SSP Ox13 DRW DEFTREG operand 1 Ox14 DRW DGETREG operand 2 Ox15 DRW Debug interrupt type Ox16 DRW Debug interrupt data Ox18 DRW Debug interrupt data Ox18 DRW Debug interrupt data Ox20 0x27 DRW Debug scratch Ox20 0x27 DRW Debug scratch Ox30 0x33 DRW Instruction breakpoint address Ox40 Ox43 DRW Instruction breakpoint control Ox50 0x53 DRW Data watchpoint address 1 DBG_DWATCH_ADDR1 Ox60 0x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x0A	RO	Ring Oscillator Value	RING_OSC_DATA3
OX11 DRW Debug SPS OX12 DRW Debug SSP DEG_SSP OX13 DRW DSETREG operand 1 OX14 DRW DGETREG operand 2 DBG_T_REG OX15 DRW Debug interrupt type OX16 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug scratch OX20 0X27 DRW Debug scratch OX30 0X33 DRW Instruction breakpoint address DBG_IBREAK_ADDR OX40 0X43 DRW Instruction breakpoint control DBG_IBREAK_CTRL OX50 0X53 DRW Data watchpoint address 1 DBG_DVATCH_ADDR1 DBG_DVATCH_ADDR1	0x0C	RO	RAM size	RAM_SIZE
OX12 DRW Debug SSP OX13 DRW DETREG operand 1 OX14 DRW DGETREG operand 2 OX15 DRW Debug interrupt type OX16 DRW Debug interrupt data OX18 DRW Debug interrupt data OX18 DRW Debug or econtrol OX20 OX27 DRW Debug scratch OX30 OX33 DRW Instruction breakpoint address OX40 DX43 DRW Instruction breakpoint control OX50 OX53 DRW Data watchpoint address 1 DBG_DWATCH_ADDR1 OX60 OX63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x10	DRW	Debug SSR	DBG_SSR
Ox13 DRW DETREG operand 1 Ox14 DRW DGETREG operand 2 DBG_T_REG Ox15 DRW Debug interrupt type Ox16 DRW Debug interrupt data Ox18 DRW Debug core control Ox20 0x27 DRW Debug scratch Ox30 0x33 DRW Instruction breakpoint address Ox40 Ox43 DRW Instruction breakpoint control Ox50 0x53 DRW Data watchpoint address 1 DBG_DWATCH_ADDR1 Ox60 0x63 DRW Data watchpoint address 2	0x11	DRW	Debug SPS	DBG_SPC
Ox14 DRW DGETREG operand 2 Ox15 DRW Debug interrupt type Ox16 DRW Debug interrupt data Ox18 DRW Debug core control Ox20 0x27 DRW Debug scratch Ox30 0x33 DRW Instruction breakpoint address Ox40 0x43 DRW Instruction breakpoint control Ox50 0x53 DRW Data watchpoint address 1 Ox60 0x63 DRW Data watchpoint address 2 DBG_TREGA DBG_TYPE DBG_TYPE DBG_TATA DBG_DATA DBG_SCRATCH DBG_SCRATCH DBG_SCRATCH DBG_SCRATCH DBG_SCRATCH DBG_SCRATCH DBG_TEREAK_ADDR DBG_TEREAK_ADDR DBG_TEREAK_ADDR DBG_TEREAK_ADDR DBG_TEREAK_ADDR DBG_DVATCH_ADDR1	0x12	DRW	Debug SSP	DBG_SSP
OX15 DRW Debug interrupt type 0X16 DRW Debug interrupt data 0X18 DRW Debug core control 0X20 0X27 DRW Debug scratch 0X30 0X33 DRW Instruction breakpoint address 0X40 0X43 DRW Instruction breakpoint control 0X50 0X53 DRW Data watchpoint address 1 0X60 0X63 DRW Data watchpoint address 2 DBG_IBREAK_CTRL DBG_DWATCH_ADDR2	0x13	DRW	DETREG operand 1	DBG_T_NUM
Ox16 DRW Debug inferrupt data Ox18 DRW Debug core control Ox20 0x27 DRW Debug scratch Ox30 0x33 DRW Instruction breakpoint address Ox40 0x43 DRW Instruction breakpoint control Ox50 0x53 DRW Data watchpoint address 1 DBG_IBREAK_CTRL DBG_IBREAK_CTRL DBG_DVATCH_ADDR1 DX60 0x63 DRW Data watchpoint address 2	0x14	DRW	DGETRES operand 2	DBG_T_REG
Ox18 DRW Debug core control 0x20 0x27 DRW Debug scratch 0x30 0x33 DRW Instruction breakpoint address 0x40 0x43 DRW Instruction breakpoint control 0x50 0x53 DRW Data watchpoint address 1 0x60 0x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x15	DRW	Debug interrupt type	DBG_TYPE
Ox20 Ox27 DRW Debug scratch 0x30 0x33 DRW Instruction breakpoint address 0x40 0x43 DRW Instruction breakpoint control 0x50 0x53 DRW Data watchpoint address 1 0x60 0x63 DRW Data watchpoint address 2 0x60 0x63 DRW Data watchpoint address 2	0x16	DRW	Debug interrupt data	DBG_DATA
0x300x33 DRW Instruction breakpoint address DBG_IBREAK_ADDR 0x400x43 DRW Instruction breakpoint control DBG_IBREAK_CTRL 0x500x53 DRW Data watchpoint address 1 DBG_DWATCH_ADDR1 0x600x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x18	DRW	Debyc/core control	DBG_RUN_CTRL
Ox40 Qx43 DRW Instruction breakpoint control 0x50 0x53 DRW Data watchpoint address 1 0x60 0x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x20 0x27	DRW	Debug scratch	DBG_SCRATCH
0x500x53 DRW Data watchpoint address 1 DBG_DWATCH_ADDR1 0x600x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x30 0x33	DRW	Mstruction breakpoint address	DBG_IBREAK_ADDR
0x600x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2	0x40 0x43	DRW	Instruction breakpoint control	DBG_IBREAK_CTRL
	0x50 0x53	DRW	Data watchpoint address 1	DBG_DWATCH_ADDR1
0x70 0x73 DRW Data breakpoint control register DRG DUATCH CTBI	0x60 0x63	DRW	Data watchpoint address 2	DBG_DWATCH_ADDR2
DBG_DWATCH_CLIAD	0x70 0x73	DRW	Data breakpoint control register	DBG_DWATCH_CTRL

Figure 47: Summary



Figure 48: Summary (continued)

Number	Perm	Description	Register identifier
0x80 0x83	DRW	Resources breakpoint mask	DBG_RWATCH_ADDR1
0x90 0x93	DRW	Resources breakpoint value	DBG_RWATCH_ADDR2
0x9C 0x9F	DRW	Resources breakpoint control register	DBG_RWATCH_CTRL

B.1 RAM base address

RAM_BASE 0x00

This register contains the base address of the RAM. It is initialized to 0x000880000.

0x00: RAM base address

Bits	Perm	Init	Description	R	Identifier
31:2	RW		Most significant 16 bits of all a	addresses.	WORD _ADDRESS_BITS
1:0	RO	-	Reserved		

B.2 Vector base address

VECTOR_BASE 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

0x01: Vector base address

Identifier	Description	Init	Perm	Bits
VECTOR_BASE	The event and interrupt vectors.		RW	31:19
	Reserved	_	RO	18:0

B.3 xCORE Tile control

XCORE_CTRLO 0x02

Register to control features in the xCORE tile

Bits	Perm	lnit	Description Identifier
31:13	RO	-	Reserved
12:11	RW	3	Specify size of a connected LPDDR device (options are: 128,256,512Mbits, 1Gbit), xcore_ctrlo_extrem_device_size
10	RW	0	Disable RAMs to save power (contents will be lost) xcore_ctrlo_ramshutdown
9	RW	0	Enable memory auto-sleep feature xcore_ctrlo_memsleep_enable
8	RW	0	Enable MIPI interface periph ports xcore_ctrlo_mipi_enable
7:5	RO	-	Reserved
4	RW	0	Enable the clock divider. This divides the output of the PLL to facilitate one of the low power modes.
3:1	RO	-	Reserved
0	RW	0	Enable External memory interface xcore_ctrlo_extmem_enable

0x02: xCORE Tile control



B.4 xCORE Tile boot status

BOOT_CONFIG 0x03

This read-only register describes the boot status of the xCORE tile.

Bits	Perm	Init	Description	dentifier
31:24	RO	-	Reserved	
23:16	RO		Processor number.	BOOT_CONFIG_PROCESSOR
15:9	RO	-	Reserved	
8	RO		Overwrite BOOT_MODE.	BOOT_CONFIG_SECURE_BOOT
7:5	RO	-	Reserved	
			Cause the ROM to not poll the OTP for correct,	ead levels
4	RO			BOOT_CONFIG_DISABLE_OTP_POLL
3	RO		Boot ROM boots from RAM	BOOT_CONFIG_BOOT_FROM_RAM
2	RO		Boot ROM boots from JTAG	BOOT_CONFIG_BOOT_FROM_JTAG
1:0	RO		The boot PLL mode pin value.	BOOT_CONFIG_PLL_MODE_PINS

0x03: xCORE Tile boot status

B.5 Security configuration

SECURITY_CONFIG 0x05

Copy of the security register as read from OTP.

Identifier	Description	Init	Perm	Bits	
SECUR_CFG_DISABLE_ACCESS	Disables write permission on this register		RW	31	
	Reserved	-	RO	30:15	
SECUR_CFG_DISABLE_GLOBAL_DEBUG	Disable access to XCore's global debug		RW	14	
	Reserved	<i>F</i> 7	RO	13:10	
SECUR_CFG_OTP_READ_LOCK	Disable read access to OTP.		RW	9	
prevent programming and SECUR_CFG_OTP_PROGRAM_DISABLE	Prevent access to OTP SBPI interface to preoption other functions.		RW	8	
or reading.	Convoine OTP into a single address-space for		RW	7	
	Reserved	-	RO	6	
OM OTP SECUR_CFG_SECURE_BOOT	Override boot mode and read boot image from		RW	5	
iguration registers SECUR_CFG_DISABLE_PLL_JTAG	Disable JTAG access to the PLL/BOOT config		RW	4	
	Reserved	-	RO	3:1	
SECUR_CFG_DISABLE_XCORE_JTAG	Disable access to XCore's JTAG debug TAP		RW	0	

0x05: Security configuration



B.6 Ring Oscillator Control

RING OSC CTRL 0x06

There are four free-running oscillators that clock four counters. The oscillators can be started and stopped using this register. The counters should only be read when the ring oscillator has been stopped for at least 10 core clock cycles (this can be achieved by inserting two nop instructions between the SETPS and GETPS). The counter values can be read using two subsequent registers. The ring oscillators are asynchronous to the xCORE tile clock and can be used as a source of random bits.

0x06: Ring Oscillator Control

Bits	Perm	Init	Description	dentifier
31:2	RO	-	Reserved	
1	RW	0	Core ring oscillator enable.	RING_OSC_CORE_ENABLE
0	RW	0	Set to 1 to enable the core peripheral ri	ng oscillator. RING_OSC_PERPH_ENABLE

B.7 Ring Oscillator Value

RING_OSC_DATAO 0x07

This register contains the current count of the xCORE Tile Cell ring oscillator. This value is not reset on a system reset.

0x07: Ring Oscillator Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_OSC_DATA

B.8 Ring Oscillator Value

RING_OSC_DATA1 0x08

This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset.

0x08: Ring Oscillator Value

Bits	Perm	nit Description	Identifier
31:16	RO	Reserved	
15:0	RO	0 Ring oscillator Counter data.	RING_OSC_DATA

B.9 Ring Oscillator Value

RING_OSC_DATA2 0x09

This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset.

0x09: Ring Oscillator Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_OSC_DATA



B.10 Ring Oscillator Value

RING_OSC_DATA3 OxOA

This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset.

OxOA: Ring Oscillator Value

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	RING_DSC_DATA

B.11 RAM size

RAM SIZE OXOC

The size of the RAM in bytes

0x0C: RAM size

Bits	Perm	Init	Description	Identifier
31:2	RO		Most significant 16 bits of all addresses.	WORD _ADDRESS_BITS
1:0	RO	-	Reserved	

B.12 Debug SSR

DBG_SSR 0x10

This register contains the value of the SSR register when the debugger was called.

Bits	Perm	Init	Description	Identifier
31:11	RO	-	Reserved	
10	DRW		1 if in high priority mode	SR_QUEUE
9	DRW		1 if, on kernel entry, the thread will switch to dual issue.	SR_KEDI
8	RO		1 when in dual issue mode.	SR_DI
7	DRW		1 when the thread is in fast mode and will continually issue.	SR_FAST
6	DRW		when the thread is paused waiting for events, a lock resource.	or another SR_WAITING
5	1 8 .0		Reserved	
4	DRW		1-when in kernel mode.	SR_INK
3	DRW		1 when in an interrupt handler.	SR_ININT
//2	DRW		1 when in an event enabling sequence.	SR_INENB
1	DRW		1 when interrupts are enabled for the thread.	SR_IEBLE
0	DRW		1 when events are enabled for the thread.	SR_EEBLE

0x10: Debug SSR

B.13 Debug SPC

DBG_SPC 0x11

This register contains the value of the SPC register when the debugger was called.



0x11: Debug SPC

Bits	Perm	Init	Description		Identifier
31:0	DRW		Value.	1	ALL_BITS

B.14 Debug SSP

DBG\SSP 0x12

This register contains the value of the SSP register when the debugger was called.

0x12: Debug SSP

Bits	Perm	Init	Description	Identifier	
31:0	DRW		Value.	ALL_BITS	

B.15 DGETREG operand 1

DBG_T_NUM 0x13

The resource ID of the logical core whose state is to be read.

0x13: DGETREG operand 1

Bits	Perm	Init	Description	Identifier
31:8	RO	-	Reserved	
7:0	DRW		Thread number to be read	DBG_T_NUM_NUM

B.16 DGETREG operand 2

DBG_T_REG 0x14

Register number to be read by DGETREG

0x14: DGETREG operand 2

		· · · · · · · · · · · · · · · · · · ·	
Bits	Perm	Init Description	Identifier
31:5	RO	- Reserved	
4:0	DRW	Register number to be read	DBG_T_REG_REG

B.17 Debug interrupt type

DBG_TYPE 0x15

Register that specifies what activated the debug interrupt.



Bits	Perm	Init	Description	Identifier
31:18	RO	-	Reserved	
17:16	DRW		Number of the hardware breakpoint/watchpoint which cinterrupt (always 0 for =HOST= and =DCALL=). If multipoints/watchpoints trigger at once, the lowest number is tal	le break-
15:8	DRW		Number of thread which caused the debug interrupt (always case of =HOST=).	/s O in the
7:3	RO	-	Reserved	
2:0	DRW	0	Indicates the cause of the debug interrupt 1: Host initiated a debug interrupt through JIAG 2: Program executed a DCALL instruction 3: Instruction breakpoint 4: Data watch point 5: Resource watch point	BG TYPE CAUSE

0x15: Debug interrupt type

B.18 Debug interrupt data

DBG DATA 0x16

On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it countains the resource identifier.

0x16: Debug interrupt data

Bit	s Perm	Init	Description	Identifier
31:	DRW		Value.	ALL_BITS

B.19 Debug core control

DBG_RUN_CTRL 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

0x18: Debug core control

Bits Perm Init	Description Identifier
31:8 RQ -	Reserved
7:0 0000	1-hot vector defining which threads are stopped when not in debug mode. Every bit which is set prevents the respective thread from
//:U L/KVV	running. DBG_RUN_CTRL_STOP

B.20 Debug scratch

DBG_SCRATCH 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the Debug Scratch registers in the xCORE tile configuration.



0x20 .. 0x27: Debug scratch

Bits	Perm	Init	Description		Identifier
31:0	DRW		Value.	\land	ALL_BITS

B.21 Instruction breakpoint address

DBG IBREAK ADDR 0x30 ... Ox

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

0x30 .. 0x33: Instruction breakpoint address

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.22 Instruction breakpoint control

OBG IBREAK CTRL 0x40 .. 0x43

This register controls which logical cores may take an instruction breakpoint, and under which condition.

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	DRW	0	A bit for each thread in the machine allowing the breakpoin abled individually for each thread.	nt to be en-
15:2	RO	-	Reserved	
1	DRW	97	When 0 break when PC == IBREAK_ADDR. When 1 = break of IBREAK_ADDR	when PC !=
0	DRW	/0	When 1 the instruction breakpoint is enabled.	BRK_ENABLE

0x40 .. 0x43: Instruction breakpoint control

B.23 Data watchpoint address 1

DBG_DWATCH_ADDR1 0x50 .. 0x53

This set of registers contains the first address for the four data watchpoints. Condition A of a watchpoint is met if the effective address of an instruction is larger than the value in this register.

The CTRL register for the watchpoint will dictate whether the watchpoint triggers on stores only or on loads and stores, and whether it requires either condition A or B, or both A and B.



0x50 .. 0x53:

Data watchpoint address 1

Bits	Perm	Init	Description	\	Identifier
31:0	DRW		Value.	/	ALL_BITS

B.24 Data watchpoint address 2

DBG_DWATCH_ADDR2 0x60 .. 0x63

This set of registers contains the second address for the four data watchpoints. Condition B of a watchpoint is met if the effective address of an instruction is less than the value in this register.

The CTRL register for the watchpoint will dictate whether the watchpoint triggers on stores only or on loads and stores, and whether it requires either condition A or B, or both A and B

0x60 .. 0x63:

Data watchpoint address 2

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.25 Data breakpoint control register

DBG_DWATCH_CTRL 0x70 .. 0x73

This set of registers controls each of the four data watchpoints.

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
			A bit for each thread in the machine allowing the breakpoir abled individually for each thread.	nt to be en-
23:16	DRW	0		BRK_THREADS
15:3	RO		Reserved	
2	DRW	0	When the breakpoints will be be triggered on loads.	BRK_LOAD
1	DRW	0	Determines the break condition: 0 = A AND B, 1 = A OR B.	BRK_CONDITION
0	ØRW	0	When 1 the instruction breakpoint is enabled.	BRK_ENABLE

0x70 .. 0x73:
Data
breakpoint
control
register

B.26 Resources breakpoint mask

DBG_RWATCH_ADDR1 0x80 .. 0x83

This set of registers contains the mask for the four resource watchpoints.

0x80 .. 0x83: Resources breakpoint

mask

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS



B.27 Resources breakpoint value

DBG_RWATCH_ADDR2 0x90 .. 0x93

This set of registers contains the value for the four resource watchpoints.

0x90 .. 0x93: Resources breakpoint value

Bits	Perm	Init	Description	Identifier
31:0	DRW		Value.	ALL_BITS

B.28 Resources breakpoint control register 0x9F

DBG_RWATCH_CTRL 0x9C ...

This set of registers controls each of the four resource watchpoints.

Bits	Perm	Init	Description Identifier
31:24	RO	-	Reserved
23:16	DRW	0	A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread.
15:2	RO	-	Reserved
1	DRW	0	When 0 break when condition A is met. When 1 = break when condition B is met.
0	DRW	0	When The instruction breakpoint is enabled. BRK_ENABLE

0x9C .. 0x9F: Resources breakpoint control register



C Tile Configuration

The xCORE Tile control registers can be accessed using configuration reads and writes (usewrite_tile_config_reg(tileref, ...) and read_tile_config_reg(tileref, ...) for reads and writes).

The identifiers for the registers needs a prefix "XS1_PSWITCH_" and a postfix "__NUM", and are declared in "xs1.h"

Number	Perm	Description	Register identifier
0x00	CRO	Device identification	DEAICE IDO
0x01	CRO	xCORE Tile description 1	DEVICE_ID 1
0x02	CRO	xCORE Tile description 2	DEVICE_ID 2
0x04	CRW	PSwitch permissions	DBG_CTRL
0x05	CRW	Cause debug interrupts	DBG_INT
0x06	CRW	xCORE Tile clock divider	PLL_CLK_DIVIDER
0x07	CRO	Security configuration	SECU_CONFIG
0x20 0x27	CRW	Debug scratch	DBG_SCRATCH
0x40	CRO	PC of logical core	TO_PC
0x41	CRO	PC of logical core 1	T1_PC
0x42	CRO	PC of logication 2	T2_PC
0x43	CRO	PC of logical care 3	T3_PC
0x44	CRO	PC of logical sore 4	T4_PC
0x45	CRO	PC of logical core 5	T5_PC
0x46	CRO	Roof logical core 6	T6_PC
0x47	CRO	PC of logical pore 7	T7_PC
0x60	CRØ	SPoof logical core 0	TO_SR
0x61	CRO	ZR of logical core 1	T1_SR
0x62	CRO	R of logical core 2	T2_SR
0x63	gro_	SR of logical core 3	T3_SR
0x64	CRO	R of logical core 4	T4_SR
0x65	CRO	SR of logical core 5	T5_SR
0x66	CRO	SR of logical core 6	T6_SR
0x67	CRO	SR of logical core 7	T7_SR

Figure 49: Summary

C.1 Device identification

DEVICE_IDO 0x00

This register identifies the xCORE Tile



0x00: Device identification

Bits	Perm	Init	Description	Identifier
31:24	CRO		Processor ID of this XCore.	D EVICE_IDO_PID
23:16	CRO		Number of the node in which this XCore is located.	DEVICE_IDO_NODE
15:8	CRO		XCore revision.	DEVICE IDO_REVISION
7:0	CRO		XCore version.	DEVICE_IDO_WERSION

C.2 xCORE Tile description 1

DEVICE ID1 0x01

This register describes the number of logical cores, synchronisers, locks and channel ends available on this xCORE tile.

0x01: xCORE Tile description 1

Bits	Perm	Init	Description	Identifier
31:24	CRO		Number of channel ends.	DEVICE_ID 1_NUM_CHANENDS
23:16	CRO		Number of the locks.	DEVICE_ID1_NUM_LOCKS
15:8	CRO		Number of synchronisers.	DEVICE_ID1_NUM_SYNCS
7:0	RO	-	Reserved	

C.3 xCORE Tile description 2

DEVICE ID2 0x02

This register describes the number of timers and clock blocks available on this xCORE tile.

0x02: xCORE Tile description 2

Bits	Dorm	Init	Description	Identifier
DILS	Perm	init	Description	identiller
31:16	RO	-	Reserved	
15:8	CRO		Number of clock blocks.	DEVICE_ID 2_NUM_CLKBLKS
7:0	CRO		Number of timers.	DEVICE_ID2_NUM_TIMERS

C.4 PSwitch permissions

DBG_CTRL 0x04

This register can be used to control whether the debug registers (marked with permission CRW) are accessible through the tile configuration registers. When this bit is set, write -access to those registers is disabled, preventing debugging of the xCORE tile over the interconnect.



0x04:
PSwitch
permissions

Bits	Perm	Init	Description Identifier
31	CRW	0	When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch, XCore(PS_DBG_Scratch) and JTAG DBG_CTRL_PSWITCH_RO
30:1	RO	-	Reserved
0	CRW	0	When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch

C.5 Cause debug interrupts

DBG_ZNT 0x05

This register can be used to raise a debug interrupt in this xCORE tile.

0x05: Cause debug interrupts

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	CRW	0	1 when the processor is in debug mode.	DBG_INT_IN_DBG
0	CRW	0	Request a debug interrupt on the processor.	DBG_INT_REQ_DBG

C.6 xCORE Tile clock divider

PLL_CLK_DIVIDER 0x06

This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the tile control register

0x06: xCORE Tile clock divider

Bits	Perm	Init	Description	Identifier
31	CRW	0	Clock disable. Writing '1' will remove the clock to the tile.	PLL_CLK_DISABLE
30:16	RO	-	Reserved	
15:0	CRW	0/>	Clock divider.	PLL_CLK_DIVIDER

C.7 Security configuration

SECU_CONFIG 0x07

Copy of the security register as read from OTP.



Bits	Perm	Init	Description Iden	tifier
31	CRO		Disables write permission on this register SECUR_GO_DISABLE.	_ACCESS
30:15	RO	-	Reserved	
14	CRO		Disable access to XCore's global debug SECUB_CFG_UTSABLEP_GLOBAL	L_DEBUG
13:10	RO	-	Reserved	>
9	CRO		Disable read access to OTP.	AD_LOCK
8	CRO		Prevent access to OTP SBPI interface to prevent programming other functions.	
7	CRO		Combine OTP into a single address-space for reading	OMBINED
6	RO	-	Reserved	
5	CRO		Override boot mode and read boot image from OTP SECUR_CFG_SECU	RE_BOOT
4	CRO		Disable JTAG access to the PLL/BOOT configuration registers SECUR_CFG_DISABLE_PI	LL_JTAG
3:1	RO	-	Reserved	
0	CRO		Disable access to XCore's TAG debug TAP SECUR_CFG_DISABLE_XCO	RE_JTAG

0x07: Security configuration

C.8 Debug scratch

DBG_SCRATCH 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over the switch. This is the same set of registers as the Debug Scratch registers in the processor status.

0x20 .. 0x27: Debug scratch

Bits	Perm	Init Description	Identifier
31:0	CRW	Value.	ALL_BITS

C.9 PC of logical core C

TO_PC 0x40

Value of the PC of logical core 0.

0x40: PC of logical core 0

Bits Perm Init	Description	Identifier
31:0 CRO	Value.	ALL_BITS

C.10 PC of logical core 1

T1_PC 0x41

Value of the PC of logical core 1.



0x41: PC of logical core 1

Bits	Perm	Init	Description	_	Identifier
31:0	CRO		Value.		ALL_BITS

C.11 PC of logical core 2

T2_PC 0x42

Value of the PC of logical core 2.

Ox42: PC of logical core 2

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.12 PC of logical core 3

T3_PC 0x43

Value of the PC of logical core 3.

Ox43: PC of logical core 3

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.13 PC of logical core 4

T4_PC 0x44

Value of the PC of logical core 4

0x44: PC of logical core 4

Bits	Perm	Init Description	Identifier
31:0	CRO	Value.	ALL_BITS

C.14 PC of logical core 5

T5_PC 0x45

Value of the PC of logical core 5.

0x45: PC of logical core 5

Bits	Rerm	mit	Description	Identifier
31:0	RO		Value.	ALL_BITS

C.15 PC of logical core 6

T6_PC 0x46

Value of the PC of logical core 6.



0x46: PC of logical core 6

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.16 PC of logical core 7

T7_PC 0x47

Value of the PC of logical core 7.

Ox47: PC of logical core 7

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.17 SR of logical core 0

T0_SR 0x60

Value of the SR of logical core 0

Ox60: SR of logical core 0

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.18 SR of logical core 1

T1_SR 0x61

Value of the SR of logical core 1

Ox61: SR of logical core 1

Bi	ts Perm	Init Description	Identifier
31		Value.	ALL_BITS

C.19 SR of logical core 2

T2_SR 0x62

Value of the SR of logical core 2

0x62: SR of logical core 2

Bits	Rerm	mit	Description	Identifier
31:0	RO		Value.	ALL_BITS

C.20 SR of logical core 3

T3_SR 0x63

Value of the SR of logical core 3



0x63: SR of logical core 3

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.21 SR of logical core 4

T4_SR 0x64

Value of the SR of logical core 4

Ox64: SR of logical core 4

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.22 SR of logical core 5

T5_SR 0x65

Value of the SR of logical core 5

0x65: SR of logical core 5

Bits	Perm	Init	Description	Identifier
31:0	CRO		Value.	ALL_BITS

C.23 SR of logical core 6

T6_SR 0x66

Value of the SR of logical core 6

0x66: SR of logical core 6

Bits	Perm	Init Description	Identifier
31:0	CRO	Value.	ALL_BITS

C.24 SR of logical core 7

T7_SR 0x67

Value of the SR of logical core 7

0x67: SR of logical core 7

Bits Rerm	hit	Description	Identifier	
31:0 CRO		Value.	ALL_BITS	



D Node Configuration

The digital node control registers can be accessed using configuration reads and writes (use write_node_config_reg(device, ...) and read_node_config_reg(device, ...) for reads and writes).

The identifiers for the registers needs a prefix "XS1_SSWITCH_" and a postfix "__NUM", and are declared in "xs1.h"

Ox14 RW MIPI_clim_clock config MIPI_clk_DIVIDER Ox15 RW MIPI PHY clock config MIPI_cfg_clk_DIVIDER Ox1F RO Debug source GLOBAL_DEBUG_SOURCE Ox200x28 RW Link status, direction, and network SLINK	Number	Perm	Description	Register identifier
Ox04 RW Switch configuration Ox05 RW Switch node identifier Ox06 RW PLL settings PLL_CTL Ox07 RW System switch clock divider Ox08 RW Reference clock Ox09 R System JTAG device ID egister Ox0A R System USERCOLK egister Ox0A R System USERCOLK egister Ox0B RW LPDDR clock Ox0C RW Directions 8-TS Ox0C RW Directions 8-TS Ox0E RW Application lock divider Ox0F RW Secondary PLL satings SS_APP_CLL_DIVIDER Ox10 RW DEBUS N configuration, tile 0 Ox11 RW DEBUS N configuration, tile 1 Ox12 RW Secondary PLL Fractional N Divider Ox14 RW MIPL Firm clock configuration Ox15 RW MIPL Fractional N Divider Ox16 RW MIPL Fractional N Divider Ox17 RW MIPL Fractional N Divider Ox18 RW MIPL Fractional N Divider Ox19 RW MIPL Fractional N Divider Ox10 RW MIPL Fractional N Divider Ox10 RW MIPL Fractional N Divider Ox11 RW MIPL Fractional N Divider Ox12 RW MIPL Fractional N Divider Ox15 RW MIPL PHY clock config MIPL CLK_DIVIDER Ox16 RW MIPL CLK_DIVIDER Ox17 RW MIPL CLK_DIVIDER Ox18 RW MIPL CLK_DIVIDER Ox19 RW MIPL CLK_DIVIDER Ox10 RW MIPL CLK_DIVIDER Ox10 RW MIPL CLK_DIVIDER Ox10 RW MIPL CLK_DIVIDER Ox10 RW MIPL CLK_DIVIDER Ox11 RW MIPL CLK_DIVIDER Ox12 RW MIPL CLK_DIVIDER Ox14 RW MIPL CLK_DIVIDER Ox15 RW MIPL CLK_DIVIDER Ox16 RW MIPL CLK_DIVIDER Ox17 RW MIPL CLK_DIVIDER Ox18 RW Link status, direction, and network	0x00	RO	Device identification	DEVICE_IDO
Ox05 RW Switch node identifier Ox06 RW PLL settings Ox07 RW System switch clock divider Ox08 RW Reference clock Ox09 R System JTAG device ID register Ox00 R System USERCOM register Ox00 RW Directions OF Ox00 RW Directions OF Ox00 RW Directions OF Ox00 RW Application lock divider Ox00 RW Secondary PLL settings Ox00 RW Secondary PLL settings Ox10 RW DEBUG N configuration, tile 0 Ox11 RW DEBUG N configuration, tile 1 Ox12 RW Secondary PLL Fractional N Divider Ox14 RW MIPLE Fractional N Divider Ox15 RW MIPLE Fractional N Divider Ox16 RW MIPLE Fractional N Divider Ox17 RW MIPLE Fractional N Divider Ox18 RW MIPLE Fractional N Divider Ox19 RW MIPLE Fractional N Divider Ox10 RW MIPLE Fractional N Divider Ox11 RW MIPLE Fractional N Divider Ox12 RW MIPLE Fractional N Divider Ox15 RW MIPLE Fractional N Divider Ox16 RW MIPLE Fractional N Divider Ox17 RW MIPLE Fractional N Divider Ox18 RW MIPLE Fractional N Divider Ox19 RW MIPLE CLIC DIVIDER Ox19 RW MIPLE CLIC DIVIDER Ox10 RW MIPLE CLIC DIVIDER Ox11 RW MIPLE CLIC DIVIDER Ox12 RW MIPLE CLIC DIVIDER Ox14 RW MIPLE CLIC DIVIDER Ox15 RW MIPLE CLIC DIVIDER Ox16 RW MIPLE CLIC DIVIDER Ox17 RW MIPLE CLIC DIVIDER Ox18 RW Link status, direction, and network	0x01	RO	System switch description	DEVICE ID 1
Ox06 RW PLL settings Ox07 RW System switch clock divider Ox08 RW Reference clock Ox09 R System JTAG device ID register Ox00 R System USERCONN register Ox00 RW Directions OF Ox00 RW Directions OF Ox00 RW Application clock divider Ox00 RW Application clock divider Ox00 RW Secondary PLL settings Ox10 RW DEBUG N configuration, tile 0 Ox10 RW DEBUG N configuration, tile 1 Ox12 RW Secondary PLL Fractional N Divider Ox13 RW LPDDR Controller configuration Ox14 RW MIPI PHY clock config Ox15 RW MIPI CLK_DIVIDER Ox16 RW Secondary PLL Fractional N Divider Ox17 RW DEBUG N configuration Ox18 RW LPDDR Controller configuration Ox19 RW MIPI CLK_DIVIDER Ox10 RW Secondary PLL Fractional N Divider Ox11 RW DEBUG N configuration Ox12 RW Secondary PLL Fractional N Divider Ox15 RW MIPI PHY clock config Ox16 RW MIPI CLK_DIVIDER Ox17 RO Debug source Ox20 Ox28 RW Link status, direction, and network SLINK	0x04	RW	Switch configuration	NODE CONFIG
OX07 RW System switch clock divider OX08 RW Reference clock OX09 R System JTAG device ID register OX0A R System USERCOLK egister OX0B RW LPDDR clock OX0C RW Directions 0-7 DIMENSION_DIRECTION OX0D RW Application clock divides OX0E RW Application clock divides OX0F RW Secondary PLL settings OX10 RW DEBUG_N configuration, tile 0 OX10 RW DEBUG_N configuration, tile 1 OX12 RW Secondary PLL Fractional N Divider OX13 RW LPDDR Controller configuration OX14 RW MIPI_Mim clock config OX15 RW MIPI_PHY clock config OX16 RW MIPI_PHY clock config OX17 RO DEBUG_SOURCE OX20 OX28 RW Link status, direction, and network SLINK	0x05	RW	Switch node identifier	NODE_ID
OX08 RW Reference clock OX09 R System JTAG device ID register OX0A R System USERCON Register OX0B RW LPDDR clock OX0C RW Directions 0-7 DIMENSION_DIRECTIONO OX0D RW Directions 8-18 OX0E RW Application block divins: OX0F RW Secondary PLL settings OX10 RW DEBUG_N configuration, tile 0 OX11 RW DEBUG_N configuration, tile 1 OX12 RW Secondary PLL Fractional N Divider OX12 RW Secondary PLL Fractional N Divider OX13 RW LPDDR Ontroller configuration OX14 RW MIPL Arim clock config OX15 RW MIPL Arim clock config OX16 RW MIPL Configuration OX17 RW DEBUG_N configuration OX18 RW LPDDR Ontroller configuration OX19 RW MIPL Arim clock config OX19 RW MIPL Arim clock config OX10 RW MIPL Configuration OX11 RW MIPL Configuration OX12 RW MIPL Arim clock config OX14 RW MIPL Arim clock config OX15 RW MIPL PHY clock config OX16 RW MIPL CONFIGURATION OX17 RO Debug source OX20 OX28 RW Link status, direction, and network SLINK	0x06	RW	PLL settings	PLL_CTL
Ox09 R System JTAG device ID register Ox0A R System USERCONNegister Ox0B RW LPDDR clock Ox0C RW Directions Of DIMENSION_DIRECTIONO Ox0D RW Directions 8-TS Ox0E RW Application Nock divols: Ox0F RW Secondary PLL settings Ox10 RW DEBUG_N configuration, tile 0 Ox10 RW DEBUS N corpugation, tile 1 Ox12 RW Secondary PLL Fractional N Divider Ox13 RW LPDDR Controller configuration Ox14 RW MIPLenim clock config Ox15 RW MIPLenim clock config Ox16 RW MIPLE Controller Configuration Ox17 RW MIPLE Controller Configuration Ox18 RW MIPLE Controller Configuration Ox19 RW MIPLE Controller Configuration Ox10 RW MIPLE CONTROLLER CONFIG Ox11 RW MIPLE CONTROLLER CONFIG Ox12 RW MIPLE CONTROLLER CONFIG Ox14 RW MIPLE CONTROLLER CONFIG Ox15 RW MIPLE CONTROLLER CONFIG Ox16 RO Webug source Ox20 Ox28 RW Link status, direction, and network SLINK	0x07	RW	System switch clock divider	CLK_DIVIDER
OXOA R System USERCONN register OXOB RW LPDDR clock DDR_CIA_DIVIDER OXOC RW Directions O-7 DIMENSION_DIRECTIONO OXOD RW Directions 8-TS DIMENSION_DIRECTION 1 OXOE RW Application block divides SS_APP_CIA_DIVIDER OXOF RW Secondary PLL settings SS_APP_CIA_DIVIDER OX10 RW DERUG_N configuration, tile 0 XCOREO_GLOBAL_DEBUG_CONFIG OX11 RW DEBUS N corpognation, tile 1 XCOREO_GLOBAL_DEBUG_CONFIG OX12 RW Secondary PLL Fractional N Divider OX13 RW LPDDR Introller configuration OX14 RW MIPP Aim clock config MIPI_CIA_DIVIDER OX15 RW MIPP PHY clock config MIPI_CIA_DIVIDER OX16 RO Pebug source OX20 OX28 RW Link status, direction, and network SLINK	0x08	RW	Reference clock	REF_CLK_DIVIDER
OXOB RW LPDDR clock OXOC RW Directions 0.7 DIMENSION_DIRECTIONO OXOD RW Directions 8-1S DIMENSION_DIRECTION1 OXOE RW Application block divides OXOF RW Secondary PLL settings SS_APP_PLL_CTL OX10 RW DEBUG_N configuration, tile 0 XCOREO_GLOBAL_DEBUG_CONFIG OX11 RW DEBUS_N copyrighted Notice OX12 RW Secondary PLL Fractional N Divider OX13 RW LPDDR Entroller configuration OX14 RW MIPLEAIM clock config MIPLEAIM clock config OX15 RW MIPLEAIM clock config OX16 RW MIPLEAIM clock config OX17 RO Sebug source OX20 OX28 RW Link status, direction, and network SLINK	0x09	R	System JTAG device ID register	JTAG_DEVICE_ID
OXOC RW Directions 0-7 OXOD RW Directions 8-TS DIMENSION_DIRECTIONO OXOE RW Application block divides OXOF RW Secondary PLL settings OX10 RW DEBUG_N configuration, tile 0 OX11 RW DEBUG_N configuration, tile 1 OX12 RW Secondary PLL Fractional N Divider OX13 RW LPDDR Ontroller configuration OX14 RW MIPLE In clock configuration OX15 RW MIPLE In clock configuration OX16 RW MIPLE In clock configuration OX17 RW MIPLE In clock configuration OX18 RW MIPLE In clock configuration OX19 RW MIPLE IN CLIC DIVIDER OX19 RW MIPLE CLIC DIVIDER OX19 RW MIPLE CLIC DIVIDER OX10 RW MIPLE CLIC DIVIDER OX10 RW MIPLE CLIC DIVIDER OX11 RW MIPLE CLIC DIVIDER OX12 RW MIPLE CLIC DIVIDER OX15 RW MIPLE CLIC DIVIDER OX16 RO Webug source OX20 OX28 RW Link status, direction, and network	0x0A	R	System USERCON register	JTAG_USERCODE
OXOD RW Directions 8-TS DIMENSION_DIRECTION 1 OXOE RW Application block divides SS_APP_CLK_DIVIDER OXOF RW Secondary PLL Settings SS_APP_PLL_CTL OX10 RW DERUG_N configuration, tile 0 XCOREO_GLOBAL_DEBUG_CONFIG OX11 RW DEBUS N corrigoration, tile 1 XCORE1_GLOBAL_DEBUG_CONFIG OX12 RW Secondary PLL Fractional N Divider SS_APP_PLL_FRAC_N_DIVIDER OX13 RW LPDDR Controller configuration SS_LPDDR_CONTROLLER_CONFIG OX14 RW MIPL shim clock config MIPI_CLK_DIVIDER OX15 RW MIPL PHY clock config MIPI_CCK_DIVIDER OX16 RO Sebug source GLOBAL_DEBUG_SOURCE OX20 OX28 RW Link status, direction, and network SLINK	0x0B	RW	LPDDR clock	DDR_CLK_DIVIDER
OXOE RW Application block divins: OXOF RW Secondary PLL settings OX10 RW QEBUG_N configuration, tile 0 XCOREO_GLOBAL_DEBUG_CONFIGURATION OX11 RW DEBUG_N configuration, tile 1 XCOREO_GLOBAL_DEBUG_CONFIGURATION OX12 RW Secondary PLL Fractional N Divider OX13 RW Application OX14 RW MIPLE Annual Configuration OX14 RW MIPLE Annual Configuration OX15 RW MIPLE Annual Configuration OX16 RW MIPLE CONFIGURATION OX17 RO Webug source OX20 OX28 RW Link status, direction, and network SS_APP_PLL_TRAC_N_DIVIDER GLOBAL_DEBUG_SOURCE OX20 OX28 RW Link status, direction, and network SLINK	0x0C	RW	Directions 0-7	DIMENSION_DIRECTIONO
Ox0F RW Secondary PLL Settings SS_APP_PLL_CTL Ox10 RW DEBUG_N configuration, tile 0 XCOREO_GLOBAL_DEBUG_CONFIG Ox11 RW DEBUG_N configuration, tile 1 XCOREO_GLOBAL_DEBUG_CONFIG Ox12 RW Secondary PLL Fractional N Divider SS_APP_PLL_FRAC_N_DIVIDER Ox13 RW LPDDR Ontroller configuration SS_LPDDR_CONTROLLER_CONFIG Ox14 RW MIPL Setting MIPL_CTL_DIVIDER Ox15 RW MIPL PHY clock config MIPL_CTL_DIVIDER Ox16 RO Sebug source GLOBAL_DEBUG_SOURCE Ox20 0x28 RW Link status, direction, and network SLINK	0x0D	RW	Directions 8-15	DIMENSION_DIRECTION 1
Ox10 RW DEBUG_N configuration, tile 0 xcoreo_global_debug_config Ox11 RW DEBUS_N configuration, tile 1 xcoreo_global_debug_config Ox12 RW Secondary PLL Fractional N Divider Ss_app_pll_frac_n_divider Ox13 RW LPDDR Entroller configuration Ss_lpddr_controller_config Ox14 RW MIPLenim clock config Mipl_clk_divider Ox15 RW MIPLenim clock config Mipl_clk_divider Ox16 RW MIPLENIM Clock config Global_debug_source Ox20 Ox28 RW Link status, direction, and network slink	0x0E	RW	Application clock divides	SS_APP_CLK_DIVIDER
OX11 RW DEBUS N configuration, tile 1 XCORE1_GLOBAL_DEBUG_CONFIG OX12 RW SCEONDARY PLL Fractional N Divider SS_APP_PLL_FRAC_N_DIVIDER OX13 RW LPDDR Ontroller configuration SS_LPDDR_CONTROLLER_CONFIG OX14 RW MIPL Shim clock config MIPI_CLK_DIVIDER OX15 RW MIPL PHY clock config MIPI_CFG_CLK_DIVIDER OX15 RO Sebug source GLOBAL_DEBUG_SOURCE OX20 OX28 RW Link status, direction, and network SLINK	0x0F	RW	Secondary PLL settings	SS_APP_PLL_CTL
Ox12 PW Secondary PLL Fractional N Divider SS_APP_PILL_FRAC_N_DIVIDER Ox13 RW LPDDR Controller configuration SS_LPDDR_CONTROLLER_CONFIG Ox14 RW MIPL_shim clock config MIPI_CLK_DIVIDER Ox15 RW MIPL PHY clock config MIPI_CFG_CLK_DIVIDER Ox1F RO Webug source GLOBAL_DEBUG_SOURCE Ox20_0x28 RW Link status, direction, and network SLINK	0x10	RW	DEBUG_N configuration, tile 0	XCOREO_GLOBAL_DEBUG_CONFIG
Ox13 RW LPDDR Introller configuration SS_LPDDR_CONTROLLER_CONFIG Ox14 RW MIPL wim clock config MIPI_CLK_DIVIDER Ox15 RW MIPL PHY clock config MIPI_CFG_CLK_DIVIDER Ox1F RO Jebug source GLOBAL_DEBUG_SOURCE Ox20 0x28 RW Link status, direction, and network SLINK	0x11	RW	DEBUS N configuration, tile 1	XCORE1_GLOBAL_DEBUG_CONFIG
Ox14 RW MIPI_clm_divider Ox15 RW MIPI_PHY clock config MIPI_clm_divider Ox1F RO Jebug source GLOBAL_DEBUG_SOURCE Ox20Ox28 RW Link status, direction, and network SLINK	0x12	RW	Secondary PLL Fractional N Divider	SS_APP_PLL_FRAC_N_DIVIDER
OX15 RW MIPT PHY clock config MIPT_CFG_CLK_DIVIDER OX1F RO Vebug source GLOBAL_DEBUG_SOURCE OX20OX28 RW Link status, direction, and network SLINK	0x13	RW	LPDDR controller configuration	SS_LPDDR_CONTROLLER_CONFIG
OXIF RO Vebug source GLOBAL_DEBUG_SOURCE 0x200x28 RW Link status, direction, and network SLINK	0x14	RW	MIPI shim clock config	MIPI_CLK_DIVIDER
0x20 0x28 RW Link status, direction, and network SLINK	0x15	RW	MIP PHY clock config	MIPI_CFG_CLK_DIVIDER
	OX1F	RO	Debug source	GLOBAL_DEBUG_SOURCE
	0x20 0x28	RW	Link status, direction, and network	SLINK
0x40 0x47 RO PLink status and network PLINK	Øx40 0x47	RO	PLink status and network	PLINK
0x80 0x88 RW Link configuration and initialization xLINK	0x80 0x88	RW	Link configuration and initialization	XLINK
0xA0 0xA7 RW Static link configuration xstatic	0xA0 0xA7	RW	Static link configuration	XSTATIC

Figure 50: Summary



Number	Perm	Description	Register identifier
0xF008	RW	USB UTMI Config	USB_PHY_CFG0
0xF00A	RW	USB reset	USB_PHY_CFG2
0xF00C	RW	USB Shim configuration	USB_SHIM_CFG
0xF011	RO	USB Phy Status	USB_PHY_STATUS
0xF020	RW	Watchdog Config	VATCHD OG_OFG
0xF021	RO	Watchdog Prescaler	WATCHDOG_PRESCALER
0xF022	RW	Watchdog Prescaler wrap	WATCHDOG_PRESCALER_WRAP
0xF023	RW	Watchdog Count	WATCHDOG_COWNT
0xF024	RO	Watchdog Status	VATCHOO STATUS
0xE013	RW	Mipi status	MIPI_STATUSO
0xE014	RW	Mipi shim status	MIPI_SHIM_STATUS
0xE018	RW	MIPI D-PHY reset config	MIPI_DPHY_CFG0
0xE01B	RW	MIPI D-PHY lane config	MIPI_DPHY_CFG3
0xE01C	RW	Mipi phy congif 4	MIPI_DPHY_CFG4
0xE01F	RW	MIPI shim configuration	MIPI_SHIM_CFG0
0xC000	RW	LPDDR enable IID transactions	LPDDR_IID_ENABLE
0xC001	RW	LPDDR queue assignment for data	LPDDR_IID_0_7
0xC002	RW	LPDDR queue assignment for instructions	LPDDR_IID_8_15
0xC003	RW	LPDDR Queue Control	LPDDR_QUEUE_CONT
0xC008	RW	LPDDR Arbiter RO priority data	LPDDR_RO_COMMAND_QUEUE_PRIORITY
0xC009	RW	LPDR Arbiter RW prority data	LPDDR_RW_COMMAND_QUEUE_PRIORITY
0xC00A	RW	DDR Arbiter timeout data	LPDDR_ARBITRATION_TIMEOUT
0xC01D	RW	LPDDPPHY control	LPDDR_PHY_CONTROL
0xC01E	RW	LPOOR LMP/zonfig	LPDDR_LMR_OPCODE
0xC01F	RW	LPSDR EVIR config	LPDDR_EMR_OPCODE
0xC020	RW	LPDDR timings 1	LPDDR_PROTOCOL_ENGINE_CONF_0
0xC021	RW	LPDER timings 2	LPDDR_PROTOCOL_ENGINE_CONF_1
0xD000	RW	Padcontrol LPDDR CLK and CLK_N	PAD CTRL_CLK
0xD001)	RW	Padcontrol LPDDR CKE	PAD CTRL_CKE
0xD002	RW	Padcontrol LPDDR CS_N	PAD CTRL_CS_N
0xD0 03	RW	Padcontrol LPDDR WE_N	PAD CTRL_WE_N
0xD004	RW	Padcontrol LPDDR CAS_N	PAD CTRL_CAS_N
0xD005	RW	Padcontrol LPDDR RAS_N	PAD CTRL_RAS_N
0xD006	RW	Padcontrol LPDDR A0-A13	PADCTRL_ADDR

Figure 51: Summary (continued)



Figure 52: Summary (continued)

Number	Perm	Description	Register identifier
0xD007	RW	Padcontrol LPDDR BA0/BA1	PAD CTRL_BA
0xD008	RW	Padcontrol LPDDR DQ0-DQ15	PAD CTRL_DQ
0xD009	RW	Padcontrol LPDDR UDQS/LDQS	PAD CTRL_DQS
0xD00A	RW	Padcontrol LPDDR UDM/LDM	PAD CTRL_DM

D.1 Device identification

DEVICE IDO 0x00

This register contains version and revision identifiers and the mode oins as sampled at boot-time.

0x00: Device identification

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	RO		Sampled values of BootCtl pins on Power On Re	Set. ss_device_ido_boot_ctrl
15:8	RO		SSwitch revision.	SS_DEVICE_IDO_REVISION
7:0	RO		SSwitch version.	SS_DEVICE_IDO_VERSION

D.2 System switch description

DEVICE_ID1 0x01

This register specifies the number of processors and links that are connected to this switch.

0x01: System switch description

Identifier	Description	Init	Perm	Bits
	Reserved	-	RO	31:24
SS_DEVICE_ID1_NUM_SLINKS	Number of SLipks on the SSwitch.		RO	23:16
SS_DEVICE_ID1_NUM_PROCESSORS	Number of processors on the SSwitch.		RO	15:8
SS DEVICE ID1 NUM PLINKS PER PROC	Number of processors on the device.		RO	7:0

D.3 Switch configuration

NODE_CONFIG 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.



Bits	Perm	Init	Description Identifier
31	RW	0	0 = SSCTL registers have write access. 1 = SSCTL registers can not be written to.
30:9	RO	-	Reserved
8	RW	0	0 = PLL_CTL_REG has write access. 1 = PLL_CTL_REG can not be written to.
7:1	RO	-	Reserved
0	RW	0	0 = 2-byte headers, 1 = 1-byte headers (reset as 0). ss_node_config_headers

0x04: Switch configuration

D.4 Switch node identifier

NODE_ID 0x05

This register contains the node identifier.

0x05: Switch node identifier

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	0	The unique ID of this node.	SS_NODE_ID_ID

D.5 PLL settings

PLL_CTL 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see Oscillator. Note: a write to this register will cause the tile to be reset.

Bits	Perm	Init	Description	Identifier
31	RW		If set to 1, the chip will not be reset	SS_PLL_CTL_NRESET
30	RW		If set to 1, the chip will not wait for the PLL to re-lock gradual change is made to the PLL	K. Only use this if a
29	DW		If set to 1, set the boot mode to boot from JTAG	SS_TEST_MODE_BOOT_JTAG
28	DW		If set to 1, set the PLL to be bypassed	SS_TEST_MODE_PLL_BYPASS
27:26	RO	-	Reserved	
25:23	RW		Output divider value range from 0 to 7. OD value.	SS_PLL_CTL_POST_DIVISOR
22:21	RO	\	Reserved	
20.8/	RW		Feedback multiplication ratio, range from 1 (0x0001 F value.) to 8191 (0x1FFF). ss_pll_ctl_feedback_mul
7:6	RO	-	Reserved	
5:0	RW		Oscilator input divider value range from 0 (0x00) to	63 (0x3F). R value.

0x06: PLL settings



D.6 System switch clock divider

CLK DIVIDER 0x07

Sets the ratio of the PLL clock and the switch clock.

0x07: System switch clock divider

Bits	Perm	Init	Description	dentifier
31:16	RO	-	Reserved	
15:0	RW	0	SSwitch clock divider	3S_CLK_DIVIDER_CLK_DIV

D.7 Reference clock

REF CLK DIVIDER 0x08

Sets the ratio of the PLL clock and the reference clock used by the node.

0x08: Reference clock

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RW	3	Software reference clock divider	SS_SSWITCH_REF_CLK_DIV

D.8 System JTAG device ID registe,

JTAG_DEVICE_ID 0x09

0x09: System JTAG device ID register

Bit	s Perm	Init	Description	Identifier
31:28	B RO			SS_JTAG_DEVICE_ID_VERSION
27:1:	2 RO			SS_JTAG_DEVICE_ID_PART_NUM
11:	1 RO			SS_JTAG_DEVICE_ID_MANU_ID
(RO			SS_JTAG_DEVICE_ID_CONST_VAL

D.9 System USERCODE register

JTAG_USERCODE 0x0A

Ox0A: System USERCODE register

Bits	Perm	Init Description	Identifier	
31:18	RO	JTAG USERCODE value programmed into OTP SR	SS_JTAG_USERCODE_OTP	
17:0	RO	metal fixable ID code	SS_JTAG_USERCODE_MASKID	

0.40 LPDDR clock

DDR_CLK_DIVIDER 0x0B

Sets the ratio of the PLL/APP PLL clock and the LPDDR clock. There is a divide by 2 permanently after the clock divider to create a matched mark space ratio. The LPDDR clock needs to be set to be twice the frequency required.



Bits	Perm	Init	Description	Identifier
31	RW	0	If set to 1, the secondary PLL is used as a source for the divider. By default, the output of the core PLL is used.	
		0		TAX FROM_APP_PLL
30:17	30:17 RO - Reserved		Reserved	
			LPDDR clock divider disable. When set to 0, the divider is e	enabled.
16	RW	1	SS_DDR_	CLK_DIV_DISABLE
			LPDDR clock divider. When set to X the input clock is divident.	ed by $2(X +$
15:0	RW	0	1).	SS DDR CLK DIV

0x0B: LPDDR clock

D.11 Directions 0-7

DIMENSION DIRECTIONO OXOC

This register contains eight directions, for packets with a magnatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed a governeed by the most significant mismatching bit.

Bits	Perm	Init	Description	Identifier
31:28	RW	0	The direction for packets whose dimension is 7.	DIM7_DIR
27:24	RW	0	The direction for packets whose dimension is 6.	DIM6_DIR
23:20	RW	0	The direction for packets whose dimension is 5.	DIM5_DIR
19:16	RW	0	The direction for packets whose dimension is 4.	DIM4_DIR
15:12	RW	0	The direction for packets whose dimension is 3.	DIM3_DIR
11:8	RW	0	The direction for packets whose dimension is 2.	DIM2_DIR
7:4	RW	0	The direction for packets whose dimension is 1.	DIM1_DIR
3:0	RW	0	The direction for packets whose dimension is 0.	DIMO_DIR

0x0C: Directions 0-7

D.12 Direction 8-15,

DIMENSION_DIRECTION1 OxOD

This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is governeed by the most significant mismatching bit.



Bits	Perm	Init	Description	Identifier
31:28	RW	0	The direction for packets whose dimension is F.	DIMF_DIR
27:24	RW	0	The direction for packets whose dimension is E.	DIME_DIR
23:20	RW	0	The direction for packets whose dimension is D.	DIMD_DIR
19:16	RW	0	The direction for packets whose dimension is C	DIMC_DIR
15:12	RW	0	The direction for packets whose dimension is 8.	DIMB_DIR
11:8	RW	0	The direction for packets whose dimension is A.	DIMA_DIR
7:4	RW	0	The direction for packets whose dimension is 9.	DIM9_DIR
3:0	RW	0	The direction for packets whose dimension is 8.	DIM8_DIR

OxOD: Directions 8-15

D.13 Application clock divider

SS APP_CLK_DIVIDER 0x0E

The clock divider and output of the secondary PLL can be set in this register

Bits	Perm	Init	Description Identifier
			If set to 1, the secondary PLL is used as a source for the application clock divider. By default, the output of the core PLL is used.
31	RW	0	SS_APP_CLK_FROM_APP_PLL
30:17	RO	-	Reserved
16	RW	1	Application clock divider disable. When set to 0, the divider is enabled, and pin X1D11 will be connected to the application clock rather than to port 1D.
15:0	RW	0	Application clock divider. When set to X , the output of the secondary X will be divided by X by a norder to form the output on the output pin X ss_APP_CLK_DIV

Ox0E:
Application clock divider

D.14 Secondar PLL settings

SS_APP_PLL_CTL OxOF

A secondary on-chip PLL multiplies the input clock up to a higher frequency clock. See Section 7.2



Bits	Perm	Init	Description	Identifier
31:30	RO	-	Reserved	
29	DW		If set to 1, set the APP PLL to be bypassed	SS_APP_PLL_BYPASS
28	DW		If set to 1, use the output of the core PLL as input crystal oscillator as input.	therwise use the
27	DW	0	If set to 1, enable the secondary PLL	SS_APP_PLL_ENABLE
26	RO	-	Reserved	
25:23	RW		Output divider value range from 0 to 7. OD value.	S_PLL_CTL_POST_DIVISOR
22:21	RO	-	Reserved	<u> </u>
20:8	RW		Feedback multiplication ratio, range from 1 (0x0001) F value.	to 8191 (0x1FFF). s_pll_ctl_feedback_mul
7:6	RO	-	Reserved	
5:0	RW		Oscilator input divider value range from 0 (0x00) to 63	3 (0x3F). R valuepll_ctl_input_divisor

0x0F: Secondary PLL settings

D.15 DEBUG_N configuration, tile 0

COREO_CLOBAL_DEBUG_CONFIG 0x10

Configures the behavior of the DEBUG_N pin.

0x10: DEBUG_N configuration, tile 0

Bits	Perm	Init	Description Identifier
31:2	RO	-	Reserved
1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore. GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ
0	RW	0	Set to enable in Debug bit to drive Global Debug. GLOBAL_DEBUG_ENABLE_INDEBUG

D.16 DEBUG_M configuration, file 1

XCORE1_GLOBAL_DEBUG_CONFIG 0x11

Configures the behavior of the DEBUG_N pin.

0x11: DEBUG_N configuration, tile 1

Bits	Perm	nit	Description Identifier
31:2	RQ	-	Reserved
1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore. GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ
Q	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug. GLOBAL_DEBUG_ENABLE_INDEBUG

D.17 Secondary PLL Fractional N Divider SS_APP_PLL_FRAC_N_DIVIDER 0x12

Controls an optional fractional N Divider on the secondary PLL. When enabled, the multiplier F for the secondary PLL will effectively become $F+\frac{f+1}{p+1}$, f must be less than p.



This is achieved by running the PLL with a divider F for the first part of the fractional period, and then F+1 for the remainder of the period. The period is measured in input clocks divided by R+1.

Bits	Perm	Init	Description
			When set to 1, the secondary PLL will be a fractional N divided RLL
31	DW	0	SS_FRAC_N_ENABLE
30:16	RO	-	Reserved
15:8	DW		The f value for the fractional divider. The number of clock cycles in the period that a divider $F+1$ is used is $f+1$.
7:0	DW		The p value for the fractional divider. The period over which the fractional N divider oscillates between F and $F+I$ is $p+1$ SS_FRAC_N_PERIOD_CYC_ONT

Ox12: Secondary PLL Fractional N Divider

D.18 LPDDR Controller configuration SS_LPDDR_CONTROLLER_CONFIG 0x13

Controls whether LPDDR Controller is enabled, and which core it is accessible to through the mux.

0x13:
LPDDR
Controller
configuration

Bits	Perm	Init	Description	Identifier
31:2	RO	-	Reserved	
1	DW		Defines which CORE has access to the LPDDR controller ss.	via the mux
0	DW		When set to 1 this will allow the LPDDR controller to access	ss the pads

D.19 MIPI shim clock config

MIPI_CLK_DIVIDER 0x14

Configures the clock to the MIPI shim, the hardware block interfacing the MIPI PHY to the xCORE.

Bits	Perm	Init	Description	Identifier
			If set to 1, the secondary PLL is used as a source for the clock divider. By default, the output of the core PLL is used.	MIPI shim
31	RW	0	SS_MIPI_CLP	K_FROM_APP_PLL
30:17	RO		Reserved	
16	RW	1	MIPI clock divider disable. When set to 0, the divider is enab	
15:0	RW	3	MIPI shim clock divider. When set to X the input clock is $2(X+1)$.	divided by

0x14: MIPI shim clock config



D.20 MIPI PHY clock config

MIPI_CFG_CLK_DIVIDER 0x15

Configures the clock to the MIPI PHY.

Bits	Perm	Init	Description
			If set to 1, the secondary PLL is used as a source for the MIPI PHY clock divider. By default, the output of the core PLL is used.
31	RW	1	SS_MINI_eFG_CLK_FROM_APP_PLL
30:17	RO	-	Reserved
16	RW	1	MIPI PHY clock divider disable. When set to 0, the divider is enabled.
15:0	RW	0	MIPI PHY clock divider. When set to X the input clock will be divided by $2(X+1)$.

0x15: MIPI PHY clock config

D.21 Debug source

GLOBAL DEBUG SOURCE 0x1F

Contains the source of the most recent debug event.

Bits	Perm	Init	Description	Identifier
31:5	RO	-	Reserved	
4	RW		If set, external pin, is the	source of last GlobalDebug event. GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG
3:2	RO	-	Reserved	
1	RW		If set, XCore1 is the sour	ce of last GlobalDebug event. GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG
0	RW		If set XCore0 is the sou	rce of last GlobalDebug event. GLOBAL_DEBUG_SOURCE_XCOREO_INDEBUG

0x1F: Debug source

D.22 Link status, direction, and network

SLINK 0x20 .. 0x28

These registers contain status information for low level debugging (read-only), the network number that each link belongs to, and the direction that each link is part of. The registers control links 0.7.



Bits	Perm	Init	Description Identifier
31:26	RO	-	Reserved
25:24	RO		Identify the SRC_TARGET type 0 - SLink, 1 - PLink, 2 - SSCTL, 3 - Undefine.
23:16	RO		When the link is in use, this is the destination link number to which all packets are sent.
15:12	RO	-	Reserved
11:8	RW	0	The direction that this link operates in.
7:6	RO	-	Reserved
5:4	RW	0	Determines the network to which this link belongs, reset as 0.
3	RO	-	Reserved
2	RO		1 when the current packet is considered junk and will be thrown away.
1	RO		1 when the dest side of the link is in use.
0	RO		1 when the source side of the link is in use. LINK_SRC_INUSE

0x20 .. 0x28: Link status, direction, and network

D.23 PLink status and network

PLINK Ox40 .. 0x47

These registers contain status information and the network number that each processor-link belongs to.

Bits	Perm	Init	Description					Identifier
31:26	RO	-	Reserved	\nearrow				
25:24	RO		Identify the S Undefine:	RC_TARG	ET type 0	- SLink, 1		- SSCTL, 3 - _src_target_type
23:16	RO		When the link packets are s	,	this is the c	lestination		to which all
15:6	RO	-	Reserved					
5:4	RW	0	Determines th	ne network	to which t	nis link beld	ongs, reset a	as O. Link_network
3	RO	-	Reserved					
2	RO		1 when the cu	rrent pack	et is consid	lered junk a	and will be t	hrown away.
1	RO		1 when the de	st side of	the link is ir	n use.		LINK_DST_INUSE
0	RO		1 when the so	urce side	of the link is	s in use.		LINK_SRC_INUSE

0x40 .. **0x47**: PLink status and network



D.24 Link configuration and initialization

XLINK 0x80 .. 0x88

These registers contain configuration and debugging information specific to external links. The link speed and width can be set, the link can be initialized, and the link status can be monitored. The registers control links 0..7.

Bits	Perm	Init	Description Identifier
			Write to this bit with '1' will enable the XLink writing 10' will disable it. This bit controls the muxing of ports with overlapping xlinks.
31	RW		XLINK_ENABLE
30	RW	0	0: operate in 2 wire mode; 1: operate in 5 wire mode
29:28	RO	-	Reserved
27	RO		Rx buffer overflow or illegal token encoding received. xLINK_RX_ERROR
26	RO	0	This end of the xlink has issued credit to allow the remote end to transmit
25	RO	0	This end of the xlink has credit to allow it to transmit.
24	WO		Clear this end of the klink's credit and issue a HELLO token. XLINK_HELLO
23	WO		Reset the receiver. The next symbol that is detected will be the first symbol in a token.
22	RO	-	Reserved
21:11	RW	0	Specify min_number of dle system clocks between two continuous symbols witin a transmit token -1. xLink_intra_token_delay
10:0	RW	0	Specify min. number of idle system clocks between two continuous transmit tokens 1. XLINK_INTER_TOKEN_DELAY

0x80 .. 0x88: Link configuration and initialization

D.25 Static link configuration

XSTATIC OxAO .. OxA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links (2, D, A, B, G, H, E, and F in that order.

Bits	Perm	nit	Description	Identifier
31	RW	0	Enable static forwarding.	X STATIC_ENABLE
30:9	RO	-	Reserved	
8	RW	0	The destination processor on this node that packets mode are forwarded to.	received in static
7:5	RO	-	Reserved	
4:0	RW	0	The destination channel end on this node that packets mode are forwarded to.	received in static

0xA0 .. 0xA7: Static link configuration



D.26 USB UTMI Config

USB_PHY_CFG0 0xF008

This register configures the UTMI signals to the USB PHY. See the UTMI specification for more details. The oscillator speed should be set to match the crystal on XIV XOUT.

Bits	Perm	Init	Description Identified
31:15	RO	-	Reserved
		_	Oscillator frequency. Set to: 0 (10MHz) 1 (12MHz) 2 (25MHz) 3 (30MHz), 4 (19.2MHz), 5 (24MHz), 6 (27MHz), or 7 (40MHz).
14:12	RW	1	USB_PHY_CFGO_XTLSEI
11	RW	0	Set to 1 to enable the ID PAD
10	RW	0	Set to 1 to enable USB LPM
9	RW	0	Set to 1 to enable the USB PLL USB_PHY_CFGO_PLL_EI
8	RW	0	Set to 1 to enable USB Tx BitStuffing USB_PHY_OFGO_TXBITSTUFF_EN
7	RW	0	Set to 1 to enable the DM/Pulldown USB_PHY_CFGO_DMPULLDOWN
6	RW	0	Set to 1 to enable the DP Pulldown USB_PHY_CFGO_DPPULLDOWN
5	RW	1	Value of the UTMI SuspendM signal to the USB Phy USB_PHY_CFGO_UTMI_SUSPENDIN
4:3	RW	1	Value of the UTMI Opmode signals to the USB Phy USB_PHY_CFGO_UTMI_OPMODI
2	RW	1	Value of the UTMI Terminal Select signal to the USB Phy USB_PHY_CFGO_UTMI_TERMSELECT
1:0	RW	1	Value of the UTMIXCVRSelect signals to the USB Phy USB_PHY_CFGO_UTMI_XCVRSELECT

0xF008: USB UTMI Config

D.27 USB reset

USB_PHY_CFG2 0xF00A

0xF00A: USB reset

Bits	Perm	lyix	Description	Identifier
31:2	RO	-	Reserved	
1	RW	1	UTMI reset, set to 0 to take UTMI out of reset	USB_PHY_CFG2_UTMI_RESET
0	RW) b_	USB PHY reset, set to 1 to take the PHY out of reset	USB_PHY_CFG2_PONRST

D.28 USB Shirt configuration

USB_SHIM_CFG OxFOOC

This register contains the hardware interfacing the USB PHY and the xCORE. It governs how the rxActive, rxValid, and line-state signals are mapped onto two one-bit ports.



0xF00C: USB Shim configuration

Bits	Perm	Init	Description Identifier
31:2	RO	-	Reserved
1	RW	0	USB flag mode selection: 1 selects linestate; 0 selects RXActive and RXValid
0	RW	0	When enabled RxValid output to xCore is AND'd with RxActive

D.29 USB Phy Status

USB PHY STATUS 0xF011

Bits	Perm	Init	Description	Identifier		
31:5	RO	-	Reserved			
4	RO	0	1 if BIST succeeded	USB_PHY_STATUS_BIST_OK		
			1 if resistance of IDPAD to ground is > 180 kOhm (mini B plug)			
3	RO	0	USB_PHY_STAT			
2	RO	0	Set to 1 if no peripheral is connected	USB_PHY_STATUS_HOSTDISCONNECT		
1:0	RO	0	The UTMI line state; 0: SEO, 1: J, 2: K, 3: SE1	USB_PHY_STATUS_UTMI_LINESTATE		

0xF011: USB Phy Status

D.30 Watchdog Config

WATCHDOG_CFG 0xF020

Register to control the watchdog. By default the watchdog is neither counting, nor triggering. When used as a watchdog it should be set to both count and trigger a reset on reaching 0. It can be set to just count for debugging purposes

0xF020: Watchdog Config

Bits	Perm	Init Description	Identifier
31:2	RO	Reserved	
		Set this bit to 1 to enable the watchdog to actuall	y reset the chip.
1	RW		WATCHDOG_TRIGGER_ENABLE
0	RW	0 Set this hit to 1 to enable the watchdog counter	VATCUDOC COUNT DNABLE

D.31 Watchdog Prescaler

WATCHDOG_PRESCALER 0xF021

Register to read out the current divider counter. Can be used to implement a timer that is independent of the PLL.



0xF021: Watchdog Prescaler

Bits	Perm	Init	Description	Identifier
31:16	RO	-	Reserved	
15:0	RO	0	This is the current count of the prescaler. One is adde put clock edge on the oscillator (XIN). When it reaches wrap value (see below), it resets to zero and one is subtrematchdog count (see below).	s the prescaler

D.32 Watchdog Prescaler wrap

WATCHDOG_PRESCALER_WRAP 0xF022

Register to set the watchdog pre-scale divider value.

0xF022: Watchdog Prescaler wrap

Bits	Perm	Init	Description Identifier
31:16	RO	-	Reserved
15.0	DW	0	This is the prescaler divider. The input clock on XIN is divided by this value plus one, before being used to adjust the watchdog count
15:0	RW	0xFFFF	(see below). WATCHDOG_PRESCALER_WRAP_VALUI

D.33 Watchdog Count

WATCHDOG_COUNT 0xF023

Register to set the value at which the watchdog timer should time out. This register must be overwritten regularly to stop the watchdog from resetting the chip.

0xF023: Watchdog Count

Bits	Perm	Init	Description Identifier
31:12	RO	-	Reserved
11:0	RW		This is the watchdog counter. It counts down every RRESCALER WRAP_VALUE input clock edges. When it reaches zero the chip is reset. The maximum time for the watchdog is $2^{12} \times 2^{10} = 2^{28} = 268,435,456$ input clocks. WATCHDOG_COUNT_VALUE

D.34 Watchdog Status

WATCHDOG_STATUS 0xF024

Register that can be used to inspect whether the watchdog has triggered.

0xF024: Watchdog Status

Bits Perm Ini	Description	Identifier
31.1 RO	Reserved	
8 RO C	When 1, the watchdog has been trigger a power-on-reset.	ed. This bit is only reset to 0 on



D.35 Mipi status

MIPI STATUSO 0xE013

Disc	D	Land Sec.	Description	Idontifica
Bits	Perm	Init	Description	Identifier
31:15	RO	-	Reserved	
14	RO		Lane 1 is in the stop state	MIPI_STATUSO_STOPSTATE_LAN1
13	RO		Lane 0 is in the stop state	MIPY_STATUSO_STOPSTATE_LANO
12	RO		Clock lane is in the stop state	MIDI_STATUSO_STOPSTATE_CLK
11:6	RO		Test mode da cdphy r100 control0 2d1c	MIPI_STATUSO_DA_CDPHY_R100_CTRL0_2D1C
5	RO		Test mode data correct lan2	MIPI_STATUSO_DATA_CORRECT_LAN2
4	RO		Test mode data correct lan1	MTPI_STATUSO_DATA_CORRECT_LAN1
3	RO		Test mode data correct lan0	MIPI_STATUSO_DATA_CORRECT_LANO
2	RO		Test mode bit clk greater than 24090	MIPI_STATUSO_BIT_CLK_GREATER_THAN_2400G
1	RO		Test mode osc clock ready	MIPI_STATUSO_OSC_CLK_READY
0	RO		Test mode osc clock act	MIPI_STATUSO_OSC_CLK_ACT

0xE013: Mipi status

D.36 Mipi shim status

MIPI_SHIM_STATUS 0xE014

This register provides status for the MIPI demuxing logic

0xE014: Mipi shim status

Bits	Perm	Init	Description	Identifier
31:1	RO	-	Reserved	
			Set to 1 if an overflow has been detected in the recoverable, and indicates that the MIPI_CLK is	
0	RW	0/	which data is received.	MIPI_SHIM_STATUS_REG

D.37 MIPI D-RIN reset config

MIPI_DPHY_CFGO 0xE018

Controls the reset signals to the MIPI D-PHY

0xE018: MIPI D-PHY reset config

Bits Perm	Init	Description	Identifier
31:2 RO)-	Reserved	
1 RW	0	Set to 1	IPI_DPHY_CFGO_RSTB 09_ALWAYS_ON
0 RW	0	Reset, set to 1 to take the MIPI PHY out of reset	MIPI_DPHY_CFGO_HW_RSTN

D.38 MIPI D-PHY lane config

MIPI_DPHY_CFG3 0xE01B

Configures the settings for the three lanes, in particular, where the wires appear on the physical interfaces and which ones are enabled.



Bits	Perm	Init	Description Identifier
31:15	RO	-	Reserved
14	RW	1	Set to 0 to disable lane 1 receiver MIPI_DPHY_OFG3_ENABLE_LAN1
13	RW	1	Set to 0 to disable lane 0 receiver
12	RW	1	Set to 0 to disable the clock lane receiver
11	RW	0	Set to 1 to swap the DN/DP pair on the lane 1 MIPI_DRIV_CFG3_DPDN_SWAP_LAN1
10	RW	0	Set to 1 to swap the DN/DP pair on the lane 0 MIPILOPHY_CFG3_BED/N_SWAP_LANO
9	RW	0	Set to 1 to swap the DN/DP pair on the clock lane
8:6	RW	2	The DP/DN pair over which to input lane 1 (if two-lanes are needed) MIPI_DPHY_CFG3_LANE_SWAP_LAN1
5:3	RW	0	The DP/DN pair over which to input lane 0 MIPI_DPHY_CFG3_LANE_SWAP_LANO
2:0	RW	1	The DP/DN pair over which to input the clock MIPI_DPHY_CFG3_LANE_SWAP_CLX

OxE01B: MIPI D-PHY lane config

D.39 Mipi phy congif 4

MIPI_DPHY_CFG4 OxEO1C

OxE01C: Mipi phy congif 4

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:16	RW	0xA	MIPI dphy Tolk-settle in lane 1	MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1
15:8	RW	0xA	MIPI dphy Tclk-settle in lane 0	MIPI_DPHY_CFG4_PRECOUNTER_IN_LANO
7:0	RW	0xB	MIPI dphy Tclk-settle for clock	MIPI DPHY CFG4 PRECOUNTER IN CLK

D.40 MIPI shim onfiguration

MIPI SHIM CFGO OxEO1F

This register is used to configure the MIPI shim, the hardware block interfacing the MIPI D-PHY to the xCORE. By default the MIPI shim just passes the data from the MIPI D-PHY straight through to the receiver. This register enables you to demultiplex 10-bit, 12-bit, 14-bit and 565-data into 16-bit and 8-bit values. When the demultiplexer is enabled, you must specify the CSI-2 packet type that demultiplexing should apply to. Optionally, you can choose to align add an extra fourth byte for RGB formats, or you can choose to bias the data so that all the data values are signed.



Bits	Perm	Init	Description Identifier
31:27	RO	-	Reserved
26	RW	0	MIPI shim config0 sel debug MIPI_SHIM_OFGO_SEL_DEBUG
25	RW	0	MIPI shim config0 sel debug out
24	RO	-	Reserved
23	RW	0	Set to 1 to offset the output pixels with -0x80 (for 8-bit outputs) or -0x8000 (for 16-bit outputs). This can be used to make unsigned data signed around zero.
22	RW	0	Set to 1 to add an extra data byte after every RGB505 or RGB888 pixel. This will align pixels to a 32-bit word.
21:16	RW	0	Specifies how the demultiplexer operates. The modes supported are 10to16, 12to16, 14to16, rgb565to888, rgb888to888.
15:8	RW	0	This field needs to be set to the CSI-2 packet type that needs to be demuxed. Only packets with a matching type are demultiplexed. MIPI_SHIM_CFGO_PIXEL_DEMUX_DATATYPE
7:1	RO	-	Reserved
0	RW	0	Set to 1 to enable the MIPI ship to demultiplex data according to the demux mode and stuff fields. Demuxing is only applied to packets that have the correct datatype. MIPI_SHIM_CFGO_PIXEL_DEMUX_EN

OxE01F: MIPI shim configuration

D.41 LPDDR enable IID transactions

LPDDR IID ENABLE OxCOOO

This register is used to enable one or more threads to route its requests through specified queues. There are three queues (one read-only queue, RO, and two read-write queues, RW0/RW1) and for each thread instruction accesses and data accesses can be routed through specified queues.

0xC000: LPDDR enable IID transactions

Bits	Perm	L hit	Description		Identifier
31:16	RO		Reserved		
			to be routed th	ks, one bit per thread. Top eight bit Irough a specified queue, bottom e	ts enable instructions eight bits enable data
15:0	<rw< th=""><th>// 0</th><th>to be routed th</th><th>rough a specified queue.</th><th>LPDDR_IID_ENABLE</th></rw<>	// 0	to be routed th	rough a specified queue.	LPDDR_IID_ENABLE

D.42 LPDDR queue assignment for data

LPDDR_IID_0_7 0xC001

For each thread, this register specifies which queue a data access should be routed through



OxC001: LPDDR queue assignment for data

Bits	Perm	Init	Description	Identifier
			Four bits per thread. Top bit sets the queue typ be using (0: RO, 1: RW), further three bits the nu values for the further three bits are 000 for RO of	mber of the queue. Valid
31:0	RW	0	a RW queue.	LPDDR_IID_0_7

D.43 LPDDR queue assignment for instructions LPDDR_1\(\text{LPDDR}_1\) 8_15 0xC002

For each thread, this register specifies which queue an instruction access should be routed through.

OxC002: LPDDR queue assignment for instructions

Bits	Perm	Init	Description Identifier
			Four bits per thread. Top bit sets the queue type that this thread should be using (0: RO, 1: RW), further three bits the number of the queue. Valid values for the further three bits are 000 for RO queues, and 000/001 for
31:0	RW	0	a RW queue.

D.44 LPDDR Queue Control

LPDDR_QUEUE_CONT 0xC003

0xC003: LPDDR Queue Control

Bits	Perm	Init	Description	Identifier
31:1	RO	-	Reserved	
			Slow systelock. Set this bit if the tile clock is less than the	ne LPDDR clock.
0	RW	0		LPDDR_QUEUE_CONT

D.45 LPDDR Arbiter Ropriority data LPDDR_RO_COMMAND_QUEUE_PRIORITY 0xC008

OxC008: LPDDR Arbiter RO priority data

Bits	Perm	Init Vescription	Identifier
31:3	RO	- Reserved	
2:0	RW	Priority for RO queue. Zero is lowest priority.	LPDDR_RO_PRI



D.46 LPDDR Arbiter RW priority data LPDDR_RW_COMMAND_QUEUE_PRIORITY 0xC009

0xC009: LPDDR Arbiter RW priority data

Bits	Perm	Init	Description	Identifier
31:6	RO	-	Reserved	7/
5:3	RW	0	Priority for RW queue 1. Zero is lowest priority.	LPDDR_RWI_PRI
2:0	RW	5	Priority for RW queue 0. Zero is lowest priority	LPDDR_RWO_PRI

D.47 LPDDR Arbiter timeout data

LPDDR_ARPITRATION_TIMEOUT OxCOOA

Setting this to a non-zero value guarantees that each queue is served at least every N transactions and prevents starvation.

0xC00A: LPDDR Arbiter timeout data

Bits	Perm	Init	Description	Identifier
31:4	RO	-	Reserved	
3:0	RW	4	Maximum number of transactions until a queue is served. disable a timeout	Set to 0 to

D.48 LPDDR PHY control

LPDDR_PHY_CONTROL 0xC01D

0xC01D: LPDDR PHY control

Bits	Perm	Init	Description	Identifier
31:14	RO	-	Reserved	
13:0	RW	0x2101	PHY Control	LPDD R_PHY_CONTROL

D.49 LPDDR LMR comig

LPDDR_LMR_OPCODE 0xC01E

0xC01E: LPDDR LMR config

Bits	Perm Init	Description	Identifier
31:14	RO -	Reserved	
13:0	RW 0x0034	LMR opcode	LPD DR_LMR_OP CODE

D.50 LADDR EMR config

LPDDR_EMR_OPCODE 0xC01F

0xC01F: LPDDR EMR config

Bits	Pevm	Init	Description	Identifier
31:14	RO	-	Reserved	
13:0	RW	0x0000	EMR opcode	LPDDR_EMR_OPCODE



D.51 LPDDR timings 1

LPDDR PROTOCOL ENGINE CONF 0 0xC020

Register used to set the tREFI, tRAS, tXSR, and tWR timings, all measured in terms of LPDDR clocks

Bits	Perm	Init	Description	Identifier
31:24	RO	-	Reserved	
23:21	RW	1	LPDDR tWR clock count	brd Dr_pe_twr_cnt
20:15	RW	39	LPDDR tXSR clock count	LPDD R_PE_TXSR_CNT
14:11	RW	8	LPDDR tRAS clock count	LPDDR_PE_TRAS_CNT
10:0	RW	779	LPDDR tREFI clock count	LPDDR_PE_TREFI_CNT

0xC020: LPDDR timings 1

D.52 LPDDR timings 2

LPDDR_PRETCCOL_ENGINE_CONF_1 0xCO21

Register used to set the tRRC, tRCD, tRP, tRFC, and tRRD timings, all measured in terms of LPDDR clocks. This register is also used to configure the use of 256 bit memories.

Bits	Perm	Init	Description	Identifier
31:18	RO	-	Reserved	
17	RW	0	Enable 256 Mbit device	LPDDR_PE_EN_256M_DEV_SIZE
16:15	RW	1	LPDDR tRRD clock count	LPDDR_PE_TRRD_CNT
14:10	RW	27	LPDDR tREC clock count	LPDDR_PE_TRFC_CNT
9:7	RW	4	LPDDR tRP clock sount	LPD DR_PE_TRP_CNT
6:4	RW	4	LRDDR tRCD clock count	LPDDR_PE_TRCD_CNT
3:0	RW	11	LPDBR tRC clock count	LPDDR_PE_TRC_CNT

0xC021: LPDDR timings 2

D.53 Padcontrol LPD R CLK and CLK_N

PADCTRL_CLK 0xD000

When LPDDR is enabled this register controls the PAD properties for the CLK and CLK_N pins



Bits	Perm	Init	Description Identifie
31:7	RO	-	Reserved
6	RW	0	Set to 1 to enable the schmitt trigger PADCTRL_SCHMITT_TRIGGER_ENABL
5	RW	0	Set to 1 to enable slew-rate control
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 1: mA.
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up 10 for weak pull-down; of 11 for weak bus-keep.
0	RW	0	Set to 1 to enable the input receiver PADCTRL_RECEIVER_ENABL

OxD000: Padcontrol LPDDR CLK and CLK_N

D.54 Padcontrol LPDDR CKE

ADCTRL_CKE 0xD001

When LPDDR is enabled, this register controls the PAD properties for the CKE pin

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate-control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA mA.	A; 10 for 8 mA; or 11 for 12 padctrl_drive_strength
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up 11 for weak bus-keep.	; 10 for weak pull-down; or
0	RW	0	Set to 1 to enable the input receiver	PAD CTRL_RE CEIVER_ENABLE

OxD001: Padcontrol LPDDR CKE

D.55 Padcontrol PDDR SS N

PADCTRL_CS_N 0xD002

When LPDDR is enabled, this register controls the PAD properties for the CS_N pin

Bits	Perm	Init	Description	Identifier
31:7	RO		Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	B	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4.3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; mA.	10 for 8 mA; or 11 for 12 PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 11 for weak bus-keep.	10 for weak pull-down; or
0	RW	0	Set to 1 to enable the input receiver	PAD CTRL_RE CEIVER_ENABLE

OxD002: Padcontrol LPDDR CS_N



D.56 Padcontrol LPDDR WE N

PADCTRL_WE_N 0xD003

When LPDDR is enabled, this register controls the PAD properties for the WE_N pin

Bits	Perm	Init	Description
31:7	RO	-	Reserved
6	RW	0	Set to 1 to enable the schmitt trigger
5	RW	0	Set to 1 to enable slew-rate control
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.
0	RW	0	Set to 1 to enable the input receiver PADCTRL_RECEIVER_ENABLE

0xD003: Padcontrol LPDDR WE_N

D.57 Padcontrol LPDDR CAS_N

PADCTRL_CAS_N 0xD004

When LPDDR is enabled, this register controls the PAD properties for the CAS_N pin

Identifier	Description	Init	Perm	Bits
	Reserved	-	RO	31:7
PADCTRL_SCHMITT_TRIGGER_ENABLE	Set to 1 to enable the schmitt trigger	0	RW	6
PADCTRL_SLEW_RATE_CONTROL	Set to 1 to enable slew-rate control	0	RW	5
4 mA; 10 for 8 mA; or 11 for 12 padctrl_brive_strength	Pad drive strength: 00 for 2 mA; 01 for mA.	10	RW	4:3
oull-up; 10 for weak pull-down; or	Pull resistor: 00 for none; 01 for weak p 11 for weak bus keep.	00/	RW	2:1
PADCTRL_RECEIVER_ENABLE	Set to 1 to enable the input receiver	Ø	RW	0

0xD004: Padcontrol LPDDR CAS_N

D.58 Padcontrol LRDDR AS_N

PADCTRL_RAS_N 0xD005

When LPDDR is enabled, this register controls the PAD properties for the RAS_N pin



Bits	Perm	Init	Description Identifier
31:7	RO	-	Reserved
6	RW	0	Set to 1 to enable the schmitt trigger PADCTRL_SCHMITT_ARIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up, 10 for weak pull-down; or 11 for weak bus-keep.
0	RW	0	Set to 1 to enable the input receiver

0xD005: Padcontrol LPDDR RAS_N

D.59 Padcontrol LPDDR A0-A13

PADCTRL_ADDR 0xD006

When LPDDR is enabled, this register controls the PAD properties for the AO-A13 pins

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate-control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA mA.	A; 10 for 8 mA; or 11 for 12 padctrl_drive_strength
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up 11 for weak bus-keep.	; 10 for weak pull-down; or
0	RW	0	Set to 1 to enable the input receiver	PAD CTRL_RE CEIVER_ENABLE

OxD006: Padcontrol LPDDR A0-A13

D.60 Padcontrol PDDR BAQ/BA

PADCTRL_BA 0xD007

When LPDDR is enabled, this register controls the PAD properties for the BA0 and BA1 pins

Bits	Perm	Init	Description	Identifier
31:7	RO	-	Reserved	
6	RW	0	Set to 1 to enable the schmitt trigger	PADCTRL_SCHMITT_TRIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control	PADCTRL_SLEW_RATE_CONTROL
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; mA.	10 for 8 mA; or 11 for 12 PADCTRL_DRIVE_STRENGTH
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 11 for weak bus-keep.	10 for weak pull-down; or
0	RW	0	Set to 1 to enable the input receiver	PADCTRL_RECEIVER_ENABLE

OxD007: Padcontrol LPDDR BA0/BA1



D.61 Padcontrol LPDDR DQ0-DQ15

PADCTRL_DQ 0xD008

When LPDDR is enabled, this register controls the PAD properties for the DQ0-DQ15 pins

Bits	Perm	Init	Description
31:7	RO	-	Reserved
6	RW	0	Set to 1 to enable the schmitt trigger
5	RW	0	Set to 1 to enable slew-rate control
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak bus-keep.
0	RW	1	Set to 1 to enable the input receiver PADCTRL RECEIVER ENABLE

OxD008: Padcontrol LPDDR DQ0-DQ15

D.62 Padcontrol LPDDR UDQS/LDQS

PADCTRL_DQS 0xD009

When LPDDR is enabled, this register controls the PAD properties for the UDQS and LDQS pins

Identifier	Description	Init	Perm	Bits
	Reserved	-	RO	31:7
PADCTRL_SCHMITT_TRIGGER_ENABLE	Set to 1 to enable the schmitt trigger	0	RW	6
PAD CTRL_SLEW_RATE_CONTROL	Set to 1 to enable slew-rate control	0	RW	5
or 4 mA; 10 for 8 mA; or 11 for 12 PADCTRL_DRIVE_STRENGTH	Pad drive strength: 00 for 2 mA; 01 fo	10	RW	4:3
pull-up; 10 for weak pull-down; or	Pull resistor: 00 for none; 01 for weak p 11 for weak bus-keep.	90/	RW	2:1
PADCTRL RECEIVER ENABLE	Set to 1 to enable the input receiver	4	RW	0

OxD009: Padcontrol LPDDR UDQS/LDQS

D.63 Padcontrol LPDBP/UDM/LDM

PADCTRL_DM OxDOOA

When LEODR is enabled, this register controls the PAD properties for the UDM and LDM pins



Bits	Perm	Init	Description Identifier
31:7	RO	-	Reserved
6	RW	0	Set to 1 to enable the schmitt trigger PADCTRL_SCHMITT_ARIGGER_ENABLE
5	RW	0	Set to 1 to enable slew-rate control
4:3	RW	10	Pad drive strength: 00 for 2 mA; 01 for 4 mA; 10 for 8 mA; or 11 for 12 mA.
2:1	RW	00	Pull resistor: 00 for none; 01 for weak pull-up 10 for weak pull-down; or 11 for weak bus-keep.
0	RW	0	Set to 1 to enable the input receiver

OxDOOA:
Padcontrol
LPDDR
UDM/LDM





E Resources and their configuration

This section documents how many of each resources are present, and how the SETC instruction is used to configure the resource. For all other information on resources, please refer to the XS3 ISA specification.

The SETC operand is a number with the following bit fields that have been organised so that frequently used modes can be encoded in an immediate 6-bit operand.

31..16

Reserved

15..12

Long mode setting

11...3

Value

2...0 Mode setting, set to 0x7 to denote a long mode.

The meaning of the bits is resource dependent

E.1 Ports

There are:

- ▶ 32 1-bit ports
- ▶ 12 4-bit ports
- ▶ 8 8-bit ports
- ▶ 416-bit ports
- ▶ 232-bit ports

The following controls can be set using SETC:



INUSE_OFF, Mode bits 0x0000. Switches the port resource on (value 1) and INUSE_ON off (value 0). Before using a port it must be switched on. COND NONE COND EQ. Mode bits 0x0001. Sets the port condition. Value 1 sets up a test for equal, and value 2 sets up a test for not equal. An input COND NEO of a port with a condition will only succeed when the condition matches. **SETD** is used to set the test operand. IE_MODE_EVENT, Mode bits 0x0002. Sets the resource to generate events (value 0) or interrupts (value 1). By default it generates events. IE MODE INTERRUPT Mode bits 0x0003. Sets the drive mode of the port. Value 1 DRIVE DRIVE. sets the drive transistor to just drive the high side and enable a DRIVE PULL DOWN. DRIVE_PULL_UP weak pull-down, Value 2 sets the drive transistors to just drive the low side and enable a weak pull-up Mode bits 0x0006. Sets the pad options according to the value MODE_SETPADCTRL of bits 23..18. Bits 19 and 18 set the pull resistor (00 for none; 01 for weak pull-up; 10 for weak pull-down; or 11 for weak buskeep.). Bits 21 and 20 set the drive strength (00 for 2mA; 01 for 4mA; 10 for 8mA; or 11 for 12mA). Bit 22 enables slew-rate control. Bit 23 enables the Schmitt-Trigger. Mode bits 0x0007, value 2: clears the port buffer RUN CLRBUF Mode bits 0x1007. Sets the port to master mode (value 0) or MS MASTER. MS_SLAVE slave mode (value 1). BUF_NOBUFFERS, Mode bits 0x2007. Sets the port to be buffered (value 1) or unbuffered (value 0). Unbuffered is the default. BUF_BUFFERS RDY_NOREADY, Mode bits 0x3007. Sets the port to use data strobes (value 1) or full handshaking (value 2). Default is no ready wires. RDY_STROBED, RDY HANDSHAKE SDELAY_NOSDELAY, Mode bits 0x4007. Sets the port to optionally capture data on the falling edge (value 1) SDELAY_SDELAY Mode bits 0x5007. Sets the port to be a clock (value 1) or ready PORT DATAPORT. PORT_CLOCKPORT signal (value 2). By default the port is a data port. This can only PORT_READYPORT be applied to 1-bit ports. INV_NOINVERT Mode bits 0x6007. Sets the port to optionally invert the signal INV_INVERT (value 1).

Mode bits 0x7007, value must be in the range 0..4. Delays the input signals by a set number of core clock ticks. Defaults to 0.

E.2 Timers

PAD DELAY

There are 10 timers. The following controls can be set using SETC:



Mode bits 0x0001. Sets the timer to have to only be ready af-COND_NONE, COND_AFTER

ter the given time (value 1). Set the time for comparison using

SETD.

IE_MODE_EVENT, Mode bits 0x0002. Sets the resource to generate events (value) 0) or interrupts (value 1). By default it generates events. IE_MODE_INTERRUPT

F.3 Channel ends

There are 32 channel-ends. The following controls can be set using SETS:

Mode bits 0x0002. Sets the resource to generate events (value IE_MODE_EVENT, 0) or interrupts (value 1). By default it generates events. IE_MODE_INTERRUPT

F 4 **Synchronizers**

There are 7 synchronizers. They cannot be configured using SETC

E.5 Threads

There are 8 threads. They cannot be configured using SETC.

E.6 Locks

There are 4 locks. They cannot be configured using SETC.

E.7 Clock blocks

There are 6 clock-blocks.

INUSE_OFF, Mode bits 0x0000. Switches the clock block on (value 1) and off value 0). Before using a port it must be switched on. INUSE ON Mode bits 0x0007. Starts the clock running (value 1). Once it is RUN STOPR. running, the clock block cannot be reconfigured. RUN STARTR FALL DELAY Mode bits 0x8007, value 0..511. Delays the falling edge of the block by this many core clock cycles. The clock block cannot delay beyond the rising input clock edge. RISE_DELAY Mode bits 0x9007, value 0..511. Delays the rising edge of the clock block by this many core clock cycles. The clock block

cannot delay beyond the falling input clock edge.

ware Defined Memory

There are two software defined memory resources in each tile: the read miss resource and the write miss resource



INUSE_OFF,
INUSE_ON

Mode bits 0x0000. Switches the software memory on (value 1) or off (value 0). When on, the software memory address space will be routed to the mini-cache, and misses will cause an event/interrupt on this resource.

IE_MODE_EVENT,
IE_MODE_INTERRUPT

Mode bits 0x0002. Sets the resource to generate events (value 0) or interrupts (value 1). By default it generates events.

RUN_STARTR

Mode bits 0x0007, data 1. This operation signals to the mardware that the software memory miss has been serviced by software.





F JTAG, xSCOPE and Debugging

If you intend to design a board that can be used with the XMOS toolchain and xTAG debugger, you will need an xSYS2 header on your board.

The xSYS2 header normally comprises 2×10 pin male header on a 0.05" (1.27 mm) grid. The header connects to an xTAG debugger, which has a 2x10-pin female header on a ribbon cable. We advise to use a shrouded header on the board to guard against incorrect plug-ins. If your design has limited space you may use a 2×5 pin unboxed header, with limited functionality.




Figure 53: xSYS2 header pin-out, as seen from above

Note that the xSYS2 header has a different form factor than the xSYS header used on older devices. This is because the signal levels are different (1.8V rather than 3.3V). Only use 1.8V XTAG adapters to program this device.

Figure 54 shows a decision diagram which explains what type of xSYS2 connectivity you need. The three subsections below explain the options in detail.




Figure 54:

Decision
diagram for
the xSYS2
header



F.1 No xSYS2 header

The use of an xSYS2 header is optional, and may not be required for volume production designs. However, the XMOS toolchain expects the xSYS2 header; if you do not have an xSYS2 header then you must provide your own method for writing to flash/OTP and for debugging.

F.2 JTAG-only xSYS2 header

Connect the following pins of the 0.05" header:

- pins 3, 5, 7, and 9 to GROUND
- ▶ pin 1 to VDDIOB18 (with a decoupler)
- ▶ pin 2 to TMS
- ▶ pin 4 to TCK
- pin 6 to TDO
- ▶ pin 8 to TDI
- ▶ pin 10 to RST_N

If you have a full 20 pin boxed header, then also connect:

- pins 13, 15, 17, and 19 to GROUND
- ▶ pin 20 to DEBUG_N

F.3 Full xSYS2 header

For a full xSYS2 header you will need to connect the pins as discussed in Section F.2, and then connect a 2-wire xCONNECT Link to the xSYS2 header. The links can be found in the Signal description table (Section 4): they are labelled XL0, XL1, etc in the function column. The 2-wire link comprises two inputs and outputs, labelled ${}^1_{out}$, ${}^0_{out}$, ${}^1_{in}$, and ${}^1_{in}$. For example, if you choose to use XL0 for xSCOPE I/O, you need to connect up XL0 ${}^1_{out}$, XL0 ${}^0_{out}$, XL0 ${}^0_{out}$, XL0 ${}^0_{in}$ as follows.

- XLO₀ (X0D19) to pin 18 of the xSYS2 header with a 43R series resistor close to the device.
- > XL00 (X0D18) to pin 16 of the xSYS2 header with a 43R series resistor close to the device
- XL9% (X0D17) to pin 14 of the xSYS2 header.
- ► XL0¹_{in} (XQD16) to pin 12 of the xSYS2 header.
- ▶ Connect pin 11 to the VDDIO that is used to power the link, with a decoupler. In this case, that will be VDDIOR, as that is the IO supply for X0D16..X0D19.



For links 0..3 you will need to connect pin 13 to VDDIOR, for links 4..6 connect it to VDDIOL, and for link 7 use VDDIOB18.





G Schematics Design Check List

⊻	This section is a checklist for use by schematics designers using the XU316-1024-FB265. Each of the following sections contains items to check for each design.
G.1	Power supplies
	The VDD (core) supply is capable of supplying 1,000 mA (Section 14 and Figure 33).
	PLL_AVDD is filtered with a low pass filter, for example an RC filter, see Section 14
	PLL_AVDD2 is filtered with a low pass filter for example an RC filter, see Section 14
	If any of the VDDIOL, VDDIOT, or VDDIOR domains are at 1V8, then then the corresponding LV_L_N, LV_T_N, or LV_R_N pin has been strapped to GROUND (Section 14).
G.2	Power supply decoupling
	The design has multiple decoupling capacitors per supply, as specified in Section 14.
	A bulk decoupling capacitor of at least 10uF is placed on each supply (Section 14).
G.3	Power on reget
	At least one of these two conditions is true: 1. All VDDIO pins are supplied by the same 1.8V supply (the on-chip power-on-reset will operate correctly); or 2. RST_N is kept low until all VDDIO are valid, and RST_N is fast enough to meer USB timings. See Section 14.
G.4/	Chock
	If you put a crystal between XIN/XOUT you followed the guidelines in Section 7.3.
	If you supply a clock directly onto XIN, then it is 1.8V, low jitter, and has monotonic edges.



	You have chosen an input clock frequency that is supported by the device (Section 7).
	If you use USB, then your clock frequency is one of 12 or 24 MHz (Section 7).
G.5	Boot
	The device is connected to a QSPI flash for booting, connected to X0D01, X0D04X0D07, and X0D10 (Section 9). If not, you must boot the device through OTP or JTAG, or set it to boot from SPI and connect a SPI flash.
	The Flash that you have chosen is supported by the tools.
G.6	JTAG, XScope, and debugging
	You have decided as to whether you need an xSYS2 header or not (Section F)
	If you included an xSYS2 header, you are using the smaller 0.05" header (Section F)
	If you have not included an xSYS3 header, you have devised a method to program the SPI-flash or OTP (Section F).
G.7	GPIO GPIO
	You have not mapped both inputs and outputs to the same multi-bit port.
	Pins X0D04, X0D05, X0D06, and X0D07 are output only and are, during and after reset, pulled high and low appropriately (Section 9)
G.8	Multi device designs
Skip	this section if your design only includes a single XMOS device.
	One device is connected to a QSPI or SPI flash for booting.
	Devices that boot from link have, for example, X0D06 pulled high and have link XL0 connected to a device to boot from (Section 9).



H PCB Layout Design Check List

This section is a checklist for use by PCB designers using the XS3-U16A-1024-FB265. Each of the following sections contains items to check for each design.

H.1 Ground Plane

Each ground ball has a via to minimize impedance and conduct heat away from the device. (Section 14.4)

H.2 Power supply decoupling

- The decoupling capacitors are all placed close to a supply pin (Section 14).
- The decoupling capacitors are spaced around the device (Section 14).
- The ground side of each decoupling capacitor has a direct path back to the center ground of the device.

H.3 PLL_AVDD

- The PLL_AVDD filter (especially the capacitor) is placed close to the PLL_AVDD pin (Section 13).
- The PLL_AVDD2 filter (especially) the capacitor) is placed close to the PLL_AVDD2 pin (Section 14).



I Associated Design Documentation

Document Title	Information	Document (
xcore.ai Power Consumption Estimation	Power consumption	X14234
XMOS Programming Guide	Timers, ports, clocks, cores and channels	Link
xTIMEcomposer User Guide	Compilers, assembler and linker/mapper Timing analyzer, xScope, debugger	Link
	Flash and OTP programming utilities	

J Related Documentation

Document Title	Information	Pocument
the XMOS XS3 Architecture	ISA manual	X14007
I/O timings for xcore.ai	Port timings	X14231
xcore.ai External Memory	External memory	X14230
xCONNECT Architecture	Link, switch and system information	Link
xcore.ai Clock Frequency Control	Advanced clock control	X14200



K Revision History

Date	Description	
2020-08-05	Preliminary release	7/
		>
MOS		

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS, xCore, xcore.ai, and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.



Copyright © 2020, All Rights Reserved.